Microchip Technology Inc
Menu

Rad Hard Processors

Over the last 16 years, Microchip has steadily built a space microprocessor strategy based on the SPARC® architecture. With worldwide sales of over 3000 flight models featuring the Microchip® TSC695 — and already over 300 flight models with the Microchip AT697 — the Microchip SPARC processor roadmap boasts an unrivaled flight heritage.

Tabs / Aerospace / Rad Hard Processors
Products
Datasheets
Other Documents
Tools
Title Date Published Type Size
5962-10A03 Standard Microcircuit Drawing

02/2013 PDF 390 KB
AT697F Errata

09/2016 PDF 304 KB
AT697F Rad-Hard 32 bit SPARC V8 Processor Complete

08/2011 PDF 7.9 MB
AT7913E SpaceWire - Remote Terminal Controller (RTC) Complete

01/2012 PDF 1 MB
TSC695 Errata
SPARC Processor TSC695 Errata Sheet
07/2006 PDF 63 KB
TSC695F Datasheet
Advanced information on ATMX150RHA. ATMX150RHA is a mixed-signal ASIC offer providing high-performance and high-density solutions for space applications.
08/2004 PDF 2.7 MB
TSC695F User Manual Datasheet
The Rad Hard 32-bit SPARC Embedded Processor (TSC695F), ERC32 Single-chip, is a highly integrated, high-performance 32-bit RISC embedded processor implementing the SPARC architecture V7 specification. It has been developed with the support of the ESA (European Space Agency), and offers a full development environment for embedded space applications.
12/2003 PDF 1.5 MB

Application Notes

Title Date Published Type Size
AT697 PCI System Controller Capability
The aim of this document is to provide AT697 users a functional example of the AT697 PCI system controller capability. This application note describes the PCI mechanism handled by the AT697 through the use of a bootloader retrieving from an Ethernet BOOTP/TFTP server an IP address and a file to load into RAM.
08/2008 PDF 121 KB

Checking AT697E Code Occurrence of LDF/FPOPd Sequence w. dependency on an Odd-Numbered Register
This application note provides AT697E users with a description of the procedure to check their code for potential occurrence of a specific instructions sequence: a load singleword floating-point instruction (LDF) involving an odd-numbered floating-point register as a destination of the load and an immediately following double-precision floating-point instruction (FADDd, FSUBd, FMULd, FDIVd or FSQRTd) that satisfies all of the following conditions.

Checking AT697E Code Occurrence of LDF/FPOPd Sequence w. dependency on an Odd-Numbered Register. zip


11/2008 PDF
ZIP
56 KB (PDF)
12 KB (ZIP)

Checking TSC695 Code for Occurrence of FCMPxx/IUop/STDF Instruction Sequence
This application note provides TSC695 users with a description of the procedure to check their code for potential occurrence of specific FCMPxx/IUop (1)/STDF instruction sequence.

Checking TSC695 Code for Occurrence of FCMPxx/IUop/STDF Instruction Sequence .zip


09/2006 PDF
ZIP
58 KB (PDF)
12 KB (ZIP)


Annulled Cycle Management on the TSC695 SPARC Processor
The aim of this application note is to provide TSC695 users with an overview of the annulled cycle management on the TSC695 processor.
02/2004 PDF 65 KB

Applicability of TSC695F Application Notes or Errata Sheet to ERC32 Chipset
07/2006 PDF 43 KB
EDAC Testing Injection of Correctable and Uncorrectable Errors
This application note describes how to test the TSC695 trap mechanism when the EDAC is enabled.
12/2003 PDF 79 KB
Trap Generation Under EDAC and Parity Protection
This application note describes the trap mechanisms used by the TSC695 processor when accessing memory areas that are protected by EDAC and parity.
12/2003 PDF 141 KB

Brochures and Flyers

Title Date Published Type Size
Aerospace Rad-Hard Integrated Circuits

06/2015 PDF 785 KB
Space Rad-Hard Processors and Communications ICs

06/2015 PDF 312 KB

Overview

Title Date Published Type Size

Aerospace Products Quality Flows
For Space, Avionic and Military Projects, production screenings and qualification are compliant either with ESCC 9000 or MIL-PRF-38535. Microchip is fully DSCC QML qualified for level Q (military) and V (space). Microchip is ESCC qualified for MH1RT asic's according to ESCC 2549000 (ESCC QML).


06/2014 PDF 154 KB

User Guides

Title Date Published Type Size
AT697 Evaluation Board User Manual
This document describes the AT697 Evaluation Board dedicated to AT697 processor. The AT697 is a 32-bit SPARC® V8 processor based on LEON2 fault tolerant model.
11/2015 PDF 2.1 MB
TSC695 Development Tools
This document describes the tools available for software and hardware development around the TSC695 SPARC processor.

5/2005 PDF 179 KB
SPARC V7.0 Instruction Set
The notations are taken from Sun's SPARC Assembler and describe the suggested assembly language syntax for the instruction definitions.

08/2001 PDF 1.5 MB
TSC695 Evaluation Board User Guide
The eVAB-695 is a board used to evaluate and demonstrate the TSC695 32-bit RISC embedded processor implementing the SPARC architecture V7 specification.
11/2005 PDF 2.1 MB
TSC695 Evaluation Kit Getting Started Guide
Instructions for use of TSC695 Evaluation Kit.
04/2009 PDF 394 KB

Evaluation Kit

Title

Description

AT697 Evaluation Kit and Development Kit

 

AT697 SPARC V8 Processor Evaluation and Demonstration Kits