scif_dfll_closedloop_conf_t Struct Reference

DFLL closed-loop mode settings. More...

#include <scif_uc3l.h>

Data Fields

unsigned int coarse
 The coarse value (= (fDFLL - SCIF_DFLL_MINFREQ_KHZ)*255/(SCIF_DFLL_MAXFREQ_KHZ - SCIF_DFLL_MINFREQ_KHZ)).
unsigned int fmul
 The fmul value (= (fDFLL*2^16)/fref).
unsigned int maxstep
 Maximum step size during coarse adjustment.

Detailed Description

DFLL closed-loop mode settings.

Definition at line 203 of file scif_uc3l.h.


Field Documentation

The coarse value (= (fDFLL - SCIF_DFLL_MINFREQ_KHZ)*255/(SCIF_DFLL_MAXFREQ_KHZ - SCIF_DFLL_MINFREQ_KHZ)).

Definition at line 206 of file scif_uc3l.h.

Referenced by local_start_dfll_clock(), scif_dfll0_closedloop_configure_and_start(), and scif_dfll0_closedloop_start().

The fmul value (= (fDFLL*2^16)/fref).

Definition at line 208 of file scif_uc3l.h.

Referenced by local_start_dfll_clock(), scif_dfll0_closedloop_configure_and_start(), and scif_dfll0_closedloop_start().

Maximum step size during coarse adjustment.

Definition at line 210 of file scif_uc3l.h.

Referenced by local_start_dfll_clock(), scif_dfll0_closedloop_configure_and_start(), and scif_dfll0_closedloop_start().


Generated on Tue Dec 15 08:37:06 2009 for AVR32 UC3064 - Pioc power Test by  doxygen 1.6.1