PSC0 Mode Control
[PSC0 Macros]

Collaboration diagram for PSC0 Mode Control:


Detailed Description

PSC0C Mode ontrol.


Defines

#define Disable_psc0_autolock_mode()   (PCNF0 &= ~(1<<PALOCK0) )
 The update will be procced according to PLOCK0 bit.
#define Disable_psc0_fifty_percent_mode()   (PCNF0 &= ~(1<<PFIFTY0) )
 OCR0R/SAH/L and OCR0R/SBH/L are fully independant.
#define Enable_psc0_autolock_mode()   (PCNF0 |= (1<<PALOCK0) )
 OCR0R/SAH/L and OCR0R/SBH/L can be written without disturbing the PSC cycle. The update of these registers will be proceed at the end of the PSC cycle if the OCR0RB has been last written.
#define Enable_psc0_fifty_percent_mode()   (PCNF0 |= (1<<PFIFTY0) )
 PSC0 is in 50% mode: Only OCR0RBH/L and OCR0SBH/L are used. They are duplicated in OCR0R/SAH/L during the update of OCR0BH/L.
#define Lock_psc0_compare_values()   (PCNF0 |= (1<<PLOCK0) )
 Take care that the lock is active only if you have disabled the autolock mode.
#define Update_psc0_compare_values()   (PCNF0 &= ~(1<<PLOCK0) )
 The compare registers will be updated with the content of OCR0ARH/L and OCR0BRH.


Define Documentation

 
#define Disable_psc0_autolock_mode (  )     (PCNF0 &= ~(1<<PALOCK0) )

The update will be procced according to PLOCK0 bit.

Definition at line 56 of file psc_drv.h.

 
#define Disable_psc0_fifty_percent_mode (  )     (PCNF0 &= ~(1<<PFIFTY0) )

OCR0R/SAH/L and OCR0R/SBH/L are fully independant.

Definition at line 53 of file psc_drv.h.

 
#define Enable_psc0_autolock_mode (  )     (PCNF0 |= (1<<PALOCK0) )

OCR0R/SAH/L and OCR0R/SBH/L can be written without disturbing the PSC cycle. The update of these registers will be proceed at the end of the PSC cycle if the OCR0RB has been last written.

Definition at line 55 of file psc_drv.h.

 
#define Enable_psc0_fifty_percent_mode (  )     (PCNF0 |= (1<<PFIFTY0) )

PSC0 is in 50% mode: Only OCR0RBH/L and OCR0SBH/L are used. They are duplicated in OCR0R/SAH/L during the update of OCR0BH/L.

Definition at line 52 of file psc_drv.h.

 
#define Lock_psc0_compare_values (  )     (PCNF0 |= (1<<PLOCK0) )

Take care that the lock is active only if you have disabled the autolock mode.

Definition at line 58 of file psc_drv.h.

 
#define Update_psc0_compare_values (  )     (PCNF0 &= ~(1<<PLOCK0) )

The compare registers will be updated with the content of OCR0ARH/L and OCR0BRH.

Definition at line 59 of file psc_drv.h.


Generated on Wed Jul 12 16:55:31 2006 for Atmel BLDC Sensorless on ATAVRMC100 by  doxygen 1.4.7