Prerequisites

- Hardware Prerequisites
  - Atmel® AT88CK490 or AT88CK590 Demo-Evaluation Board or Atmel AT88CK101-() Kit
  - Saleae Logic Analyzer

- Software Prerequisites
  - Atmel Crypto Evaluation Studio (ACES)

Introduction

The purpose of this document is to help the user gain a better understanding of how to use the Atmel CryptoAuthentication™ ATSHA204A, ATECC108A, and ATECC508A devices (crypto device) with the Saleae Logic Analyzer. The Saleae Logic Analyzer is a powerful tool to debug and evaluate the commands coming to and from these devices. The tool supports both the standard I²C and the Atmel Single-Wire Interface (SWI) protocols.

The goal of this application note is to:

- Understand the bus interfaces of the crypto device using the Saleae Logic Analyzer.
- Develop and debug with the crypto device using the Saleae Logic Analyzer.

Summary

The Saleae Logic Analyzer provides an in depth tool to quickly develop and debug integration of the crypto device into a customer’s system. The bus decoding allows for easy understanding of all bus traffic to the crypto device. By reducing the development time, the Saleae Logic Analyzer greatly reduces the cost of adding the crypto device.
1. Saleae Logic Analyzer

On load of the analyzer, either 8 or 16 channels will display depending on the analyzer used. Protocol specific settings are located on the far right under the heading, Analyzers.

Figure 1-1. Channels and Protocol Settings

The crypto device supports either a Single-Wire Interface (SWI) or I²C Interface depending on the P/N.

- **SWI** — Supported through the use of a DLL library. Use version 1.1.16 or greater. This version comes with support on Win, LNX, and IOS.

- **I²C** — Supported by the use of the built-in I²C interface that is included in the Saleae download.
2. **Single-Wire Interface (SWI)**

Use the SWI DLL library version 1.1.16 or greater.

1. Copy the DLL into the Saleae LLC\Analyzers directory on the user’s PC. Once the driver has been copied to the correct folder, the Atmel SWI option will appear and be listed in the *Analyzer* drop-down options.

   The SWI Analyzer has three display modes:
   - Token
   - Byte
   - Packet (as described in the datasheet)

![Atmel SWI Option](image)

2. Select the **Atmel SWI Analyzer** from the list.
3. After selecting **Atmel SWI Analyzer**, rename the channel when prompted,
4. Select the **Falling Edge Trigger** option and start sampling. Using ACES, select a command and send it to the device. For an overview of the ACES tool, please see “Using ACES Application Note”. This will cause the bus to become active and the Analyzer will trigger on the first falling edge and data line.

In the screen shot below, the Wake command has been captured followed by Wake Status Read. The Wake command is a special token designed to wake the device and reset the watchdog timer.

![Wake Command Followed by Wake Status Read](image)
The token view displays each logic bit which is made up of seven bits on the wire. Each group of seven bits is encoded either as a Logic 1 or Logic 0 as follows:

- A Logic 1 is one low bit followed by six high bits.
- A Logic 0 is one low bit followed by one high bit, then by one low bit, and then by four high bits.

**Figure 2-3. Token View**

![Token View](image)

The byte view builds on the token view by combining eight tokens into a single byte. This view allows for easy matching of information on the data bus to the command set defined in the datasheet. The byte view is transmitted with the less significant bit first.

**Figure 2-5. Bytes**

![Bytes](image)

The packet view further builds on the byte view by ordering the data into logic packets based on the datasheet definition. This allow for quick and easy review of the commands without the need to reference the datasheet.

**Figure 2-6. Packets**

![Packets](image)
3. **I²C Interface**

The crypto device supports an I²C interface that is directly supported by the Saleae tool.

1. To configure the Analyzer for I²C, select the **I²C** option from the Analyzer drop-down list and follow the configuration guide.

   **Figure 3-1. I²C Analyzer Option**

2. Select the clock and data channels that will be used for the I²C bus. Different encoding options can also be selected. The crypto device uses the default 8-bit encoding.

   **Figure 3-2. Clock and Data Channels**
3. Next, the **Update Channel Names** dialog box will be prompted to rename the channels to reflect SCL and SDA. This is an optional step, but helps when analyzing more then one bus at a time.

![Update Channel Names](image)

**Figure 3-3. Update Channel Names**

4. Now that the analyzer is configured, set-up the trigger settings. The Saleae has a One Shot trigger that can be triggered on either the falling or rising edge of the SCL channel. The bus is normally held high; therefore, setting a falling edge trigger is recommended.

![Trigger Settings](image)

**Figure 3-4. Trigger Settings**
5. Once the analyzer has been started, execute a command in order to generate data on the bus.

**Figure 3-5. Execute a Command**

After the Analyzer has been triggered, it will collect the waveform information and display it in the viewer. The first token shown is the ATSHA204 Wake.

**Figure 3-6. First Token — ATSHA204 Wake**

The Wake command is a special command that is required to wake-up the device. The command consists of an I²C Start event followed by a long period of Logic 0 on the SDA line, then followed a Stop event.

**Figure 3-7. Wake Command**
After a Wake command, an optional Read can be performed to read the status of the crypto device as shown in the waveform below. After the Read command is issued, the device will send four bytes of data (1-count, 1-data, and 2-CRC).

**Figure 3-8. Read Waveform**

The Saleae tool supports a variety of display options for the I²C interface including Binary, Hex, and ASCII to help quickly and easily evaluate the data. It can be selected by clicking the *Configuration* button next to the analyzer of interest on the right.

**Figure 3-9. Display Options**

### 4. Revision History

<table>
<thead>
<tr>
<th>Doc. Rev.</th>
<th>Date</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>8847B</td>
<td>08/2015</td>
<td>Updated for ATSHA204A, ATECC108A, and ATECC508A devices.</td>
</tr>
<tr>
<td>8847A</td>
<td>01/2013</td>
<td>Initial document release.</td>
</tr>
</tbody>
</table>