

Execute-In-Place (XIP) with QSPI on Cortex-M7 MCUs Using MPLAB Harmony v3

Introduction

The parallel data communication interface was very effective in terms of performance; however, it increased the pin count and lead to complex designs. To overcome these challenges, the parallel interface peripherals played a crucial role, and the Quad Serial Peripheral Interface (QSPI) is one of these peripherals.

This document describes the Execute-In-Place (XIP) feature of the QSPI on a Arm[®]Cortex[®]-M7 based MCU (SAM E70), and discusses the implementation of an application using the MPLAB[®] Harmony v3 software framework. It explains how to generate an application binary to execute in the QSPI memory region, and it also shows how to execute the application from the QSPI region.

Table of Contents

Intro	oduction.		.1
1.	Hardwa 1.1. S 1.2. M 1.3. M	ire and Software Requirements SAM E70 Xplained Ultra Evaluation Kit MPLAB X Integrated Development Environment (IDE) and XC Compilers MPLAB Harmony v3	.3 .3 .3 .3
2.	Introduc 2.1. C 2.2. I	ction to QSPI QSPI Serial Memory Mode nstruction Frame	.4 .4 .6
3.	Execute 3.1. C	e-In-Place Continuous Read Mode	.9 9
4.	MPU Co	onfiguration for QSPI	10
5.	Linker S	Script Customization	11
6.	XIP with 6.1. C 6.2. C 6.3. H	n QSPI Example Using MPLAB Harmony v3 QSPI XIP Main MPLAB Harmony v3 Application QSPI Image MPLAB Harmony v3 Application	13 13 15 17
7.	Perform	nance	18
8.	Conclus	sion	19
9.	Referen	nces	20
The	Microch	ip Website	21
Pro	duct Cha	ange Notification Service	21
Cus	tomer S	upport2	21
Mic	rochip De	evices Code Protection Feature	21
Leg	al Notice	2	21
Tra	demarks		22
Qua	ality Man	agement System	22
Wo	rldwide S	Sales and Service	23

1. Hardware and Software Requirements

1.1 SAM E70 Xplained Ultra Evaluation Kit

The SAM E70 Xplained Ultra Evaluation Kit is a development kit for evaluating the SAME70 microcontroller (MCU). The SAM E70 is based on the Cortex-M7, and is capable of running at 300 MHz. The evaluation kit includes an onboard embedded debugger, which eliminates the need for external tools to program or debug the SAME70. The evaluation kit also offers external connectors to extend the features of the board and ease the development of custom designs.

The SAM E70 Xplained Ultra Evaluation Kit is available at Microchip Direct.

1.2 MPLAB X Integrated Development Environment (IDE) and XC Compilers

MPLAB X IDE is an expandable, highly configurable software program that incorporates powerful tools to help users to discover, configure, develop, debug, and qualify embedded designs for most of the Microchip's microcontrollers.

MPLAB X IDE is available at the Microchip Website. This document uses MPLAB X IDE version 5.30.

MPLAB XC Compilers are available at the Microchip Website. This document uses MPLAB XC32 version 2.30.

1.3 MPLAB Harmony v3

MPLAB Harmony v3 is a fully-integrated embedded software development framework that provides flexible and interoperable software modules that enables the user to dedicate resources to create applications for 32-bit PIC[®] and SAM devices, rather than dealing with device details, complex protocols, and library integration challenges.

It includes MPLAB Harmony Configurator (MHC), an easy-to-use development tool with a Graphical User Interface (GUI) that simplifies device set up, library selection, configuration and application development. MHC is available as a plug-in that directly integrates with MPLAB X IDE and has a separate Java executable for stand-alone use with other development environments.

The examples used in this document use the following MPLAB Harmony v3 repositories, which can be downloaded from GitHub:

- CSP (Chip Support Package)
- DEV_PACKS (MPLAB Harmony v3 Product Database)
- MHC (MPLAB Harmony v3 Configurator)

OR

Use the MPLAB Harmony v3 Content Manager to download the repositories.

2. Introduction to QSPI

The Quad SPI Interface (QSPI) is a synchronous serial interface to communicate with external devices or memories. QSPI is similar to Serial Parallel Interface (SPI) protocol except it has four data lines. Because data is sent over multiple lines, it increases bandwidth and performance compared to the standard SPI protocol.

The QSPI supports single, quad, or dual I/O based on the mode selected.

The QSPI can be used in the following modes:

- SPI mode: Acts as a regular SPI Master mode. Interfaces to serial peripherals, such as the ADC, DAC, LCD controllers, CAN controllers and sensors.
 Note: The scope of this document is limited to the QSPI Serial Memory mode. For a detailed description on the operation and configuration of the QSPI in SPI mode, refer to the specific device data sheet.
- Serial Memory mode: Interfaces to serial Flash memories.

The QSPI allows the system to use high-performance serial Flash memories which are small and inexpensive, in place of larger and more expensive parallel Flash memories.

The following figure illustrates the block diagram of the QSPI.

Figure 2-1. QSPI Block Diagram



The QSPI can be switched in between SPI mode or Serial Memory mode by using the SMM bit in the Mode register (QSPI_MR). The QSPI operates on the clock controlled by the internal programmable baud rate generator. The clock phase and polarity can be configured in the Serial Clock register (QSPI_SCR). The delays listed below are programmable through the QSPI_MR. These delays allow the QSPI to be synchronized to the interfaced peripherals based on their speed and timing.

- Transfer Delays between Consecutive Transfers
- Delay between Clock and Data
- Delay between Deactivation and Activation of Chip Select

2.1 QSPI Serial Memory Mode

In Serial Memory mode, the QSPI acts as a serial Flash memory controller. To activate this mode, the SMM bit must be set in the QSPI_MR. Once enabled, the peripheral appears as memory-mapped device at QSPI memory space

0x8000_0000. The data is read or written to the address 0x8000_0000 in Serial Memory mode. In this mode, the data cannot be transferred by the QSPI_TDR or QSPI_RDR. The QSPI can be used to read data from the serial Flash memory allowing the CPU to execute code from it (XIP). The QSPI can also be used to control the serial Flash memory (Program, Erase, Lock, and so on) by sending specific commands. In Serial Memory mode, the QSPI is compatible with the following modes:

- Single-Bit SPI
- Dual SPI
- Quad SPI

2.1.1 Single-Bit SPI

Single-Bit SPI uses two data lines: Master Out Slave In (MOSI) and Master In Slave Out (MISO) for communicating with the serial Flashes.

Figure 2-2. Single-Bit SPI



2.1.2 Dual SPI

Dual SPI uses two bidirectional QIO lines, QIO0, and QIO1, for communicating with the serial Flashes or external memories.



Figure 2-3. Dual SPI

2.1.3 Quad SPI

Quad SPI mode uses four bidirectional QIO lines for communicating with the serial Flashes or external memories.



Figure 2-4. Quad SPI

2.2 Instruction Frame

The QSPI sends the instructions, such as READ, WRITE, PROGRAM, ERASE, LOCK and so on to control serial Flash memories. All these instructions sets are implemented by serial Flash memory vendors. To support all serial Flashes, the QSPI includes a complete Instruction Frame register (QSPI_IFR), which makes it flexible and compatible with all serial Flash memories.

The following table represents the structure of instruction frame.

Instruction Frame field	Description
Instruction code (size: 8 bits)	The instructions as listed by the serial Flash memory. It is optional in some cases.
address (size: 24 bits or 32 bits)	The address is optional, but is required by instructions such as, READ, PROGRAM, ERASE, and LOCK. By default, the address is 24 bits long, but it can be 32 bits long to support serial Flash memories larger than 128 Mbits (16 Mbytes).
option code (size: 1/2/4/8 bits)	This is useful to activate the XIP mode or the Continuous Read mode for READ instructions in some serial Flash memory devices. These modes improve the data read latency.
Dummy cycles	Dummy cycles are required by READ instructions.
Data Bytes	Data bytes are present for data transfer instructions, such as READ or PROGRAM.

Table 2-1. Instruction Frame Structure

The following figure displays a typical QSPI mode instruction frame.

Figure 2-5. QSPI Instruction Frame



2.2.1 Instruction Frame Configuration

The Instruction frame must be configured based on the commands to be sent to the external Flash memory. Refer to the data sheet of the respective external Flash memory for a list of supported commands. The registers to be configured are as follows:

- The Instruction Frame register (QSPI_IFR)
- The Instruction Address register (QSPI_IAR)
- The Instruction Code register (QSPI_ICR)

2.2.1.1 Instruction Frame Register

The QSPI_IFR must be written based on the command to be sent. If the instruction frame does not include any data, writing to this register triggers the instruction transmission over the QSPI. If the instruction frame includes data, the instruction frame will be transferred by the first data access in the QSPI memory space. The QSPI_IFR includes the following configurable fields:

Table 2-2. Instruction Frame Register

Field [bits]	Description
WIDTH [2:0]	To configure which data lanes (single-bit, Dual or QUAD) must be used to send the instruction code, the address, the option code, and to transfer the data.
INSTEN [4]	Enable to send instruction code.
ADDREN [5]	Enable to send address after instruction code.
OPTEN [6]	Enable to send option code after address.
DATAEN [7]	Enable to receive/send data during READ or Program instruction.
OPTL [9:8]	Length of the option code. The length must be consistent with the WIDTH configuration.
ADDRL [10]	Address length (24 bit or 32 bit).
TFRTYP [13:12]	Type of data transfer to be performed.
CRM [14]	Enable Continuous Read mode.
NBDUM [20:16]	Number of dummy cycles to be added when reading from serial Flash memory.

Transfer Types (TFRTYP)

- **TFRTYP = 0:** To read serial memory, such as JEDEC-ID or Serial Memory Status Register, but not to read data stored in memory.
- **TFRTYP = 1:** To read serial memory data. The address of the first instruction frame is the first read access over the QSPI memory space (0x80000000). For non-sequential read access, a new instruction frame is sent with the last system read access.
- **TFRTYP = 2:** To write serial memory, such as Configuration register or Status register, but not to write memory data over QSPI space
- **TFRTYP = 3**: To write to serial memory space

Note: For TFRTYP = 0/2/3: The address sent in the instruction frame is the address of the first system bus accesses. The addresses of the next accesses are not used by the QSPI.

2.2.1.2 Instruction Address Register

If the instruction frame includes only an address and no data, the address to send to must be written to the Instruction Address register (QSPI_IAR). For example, the BLOCK ERASE command would need only the address and does not need any data. When data is present, the address of the instruction is defined by the address of the data accesses in the QSPI memory space, not by QSPI_IAR.

2.2.1.3 Instruction Code Register

If the instruction frame includes the instruction code and/or the option code, the INST and OPT fields in the Instruction Code register (QSPI_ICR) must be configured.

2.2.1.4 End of Instruction Frame

When data transfer is not enabled, the end of the instruction frame is indicated when the INSTRE flag in QSPI_SR rises. When data transfer is enabled, the user must indicate when the data transfer is completed in the QSPI memory space by setting the LASTXFR bit in the QSPI_CR register. The end of the instruction frame is indicated when the INSTRE flag in the QSPI_SR rises.

3. Execute-In-Place

Execute-In-Place (XIP) is a method of executing code directly from the serial Flash memory without copying the code to the RAM. The serial Flash memory is seen as another memory in the MCU's memory address map.

XIP is achieved by configuring the QSPI in Quad SPI Serial Memory mode. Because Quad SPI mode uses four lines for data transfer, it allows the system to use high-performance serial Flash memories which are small and inexpensive, in place of larger and more expensive Flash memories. XIP on serial Flash is achieved by the ability of the QSPI to read data at random addresses allowing the CPU to execute code directly from it.

In the SAME70 device, the XIP is enabled by configuring the QSPI in Continuous Read Mode (The CRM bit in the QSPI_IFR register), setting DATAEN = 1 and TFRTYP = 1 in the QSPI_IFR register and sending the instruction to the serial Flash memory.

In XIP mode, the code instruction executed from the serial Flash is mapped to the QSPI memory space (0x80000000).

3.1 Continuous Read Mode

The QSPI supports Continuous Read mode which is implemented in some serial Flash memories. Continuous read mode is used when reading data from the memory (TFRTYP = 1). The addresses of the system bus read accesses are often non-sequential and this leads to many instruction frames that have the same instruction code. When the Continuous Read mode is activated in a serial Flash memory by a specific option code, the instruction code is stored in the memory. For the next instruction frames, the instruction code is not required as the memory uses the stored one. By disabling the send of the instruction code, the Continuous Read mode reduces the access time of the data and also instruction overhead.

Continuous read mode must be enabled in both the QSPI and the serial Flash memory. It is enabled in the QSPI by setting the bit CRM in the QSPI_IFR (TFRTYP field value must equal 1). It is enabled in the serial Flash memory by sending a specific option code.

Note: XIP is not possible if the Continuous Read mode is not supported by the serial Flash memory.

The following figure illustrates the QSPI Continuous Read mode.

Figure 3-1. QSPI Mode Continuous Read Mode



4. MPU Configuration for QSPI

The Cortex-M7 processor features a Memory Protection Unit, which allows the memory map to be divided into several regions with privilege permissions and access rules. It helps in providing fine grain memory control, enabling applications to utilize multiple privilege levels, separating and protecting code, data and stack, on a task-by-task basis.

The SAM E70 devices manage up to 16 regions with the MPU for safety or critical applications. The following table summarizes the available MPU attributes in the Cortex-M7.

Memory type	Shareability	Attributes	Description
Strongly ordered	N/A	N/A	All access occurs in program order. No concurrent access can be done until the current access is completed.
Device	Shared	N/A	All access occurs in program order. The memory mapped peripheral is shared by several masters.
	Non-shared	N/A	All access occurs in program order. The memory mapped peripheral is shared by a single master.
Normal	Shared	Non-cacheable Write-through cacheable Write-back cacheable	Normal memory shared by several masters.
	Non-shared	Non-cacheable Write-through cacheable Write-back cacheable	Normal memory shared by single master.

Table 4-1. MPU Attributes

When the QSPI is accessed by the Cortex-M7 processor for programming operations, the QSPI memory space must be defined in the Cortex-M7 memory protection unit (MPU).

For Programming operations, the QSPI memory space must be defined in the MPU with the attribute 'Device' or 'Strongly Ordered'. For Fetch or Read operations, the QSPI memory space must be defined in the MPU with the attribute 'Normal' in order to benefit from the internal cache.

The following figure shows the MPU configuration for the QSPI memory region using the "MPU Settings" window in the MPLAB Harmony v3 Configurator.

Figure 4-1. MPLAB Harmony v3 MPU Settings

Project (Enable HFNM	Project Graph* MPU Settings × © Enable MPU I HMNETIKA Gnable MPU during HARDPALLT, NMI or FAULTWASK is set) © PRIVIDERENA (Enable privileged software access to the default memory map) Use Recommended Settings														
Region	rgion Enable Memory Space Region Name Start Address (Hex) Region Size Memory Type Data Acess										Instruction Fetch	Sha			
0		QSPI v	QSPI	0x80000000	256 MB	~	Strongly-Ordered Memory	~ U	Jser: Read/Write, Privileged: Read/Write	~					
1		~		0x0	32 Bytes	~	Strongly-Ordered Memory	~ U	Jser: No Access, Privileged: No Access	~					
2		~		0x0	32 Bytes	~	Strongly-Ordered Memory	~ U	Jser: No Access, Privileged: No Access	~					
3		~		0x0	32 Bytes	~	Strongly-Ordered Memory	~ U	Jser: No Access, Privileged: No Access	~					
4		~		0x0	32 Bytes	~	Strongly-Ordered Memory	~ U	Jser: No Access, Privileged: No Access	~					
5		~		0x0	32 Bytes	~	Strongly-Ordered Memory	~ U	Jser: No Access, Privileged: No Access	~					
6		~		0x0	32 Bytes	~	Strongly-Ordered Memory	~ U	Jser: No Access, Privileged: No Access	~					

5. Linker Script Customization

To execute from the QSPI memory space, the application needs to be linked to the QSPI address space. The linker file plays an important role in linking.

After the compiler generates the object files, they must be correctly linked per the memory map of the target device. All the object files use relative addressing, and the final address mapping is performed at link time. A linker combines input files (object file format) into a single output file (executable). The linker files are different for each compiler. The linkers make use of a linker script or command file to place different code and data sections into the appropriate memory.

The default linker file has a memory segment for Flash and a SRAM region. In addition, to be able to link the application to the QSPI memory space, a memory segment with the respective address and length for the QSPI region must be defined. Once a memory region is defined, the linker script can direct the linker to place the specific output sections into that memory region.

The following figure shows the custom linker file modified to link the application to the QSPI address space.

Figure 5-1. Custom Linker ID File

HTSAME70Q21BJd 🖸
46 #define _XC32_RESET_HANDLER_NAME Reset_Handler
47 #endif /* _XC32_RESET_HANDLER_NAME */
48
49 ⊟/* Set the entry point in the ELF file. Once the entry point is in the ELF
50 * file, you can then use thewrite-sla option to xc32-bin2hex to place
51 * the address into the hex file using the SLA field (RECTYPE 5). This hex
52 * record may be useful for a bootloader that needs to determine the entry
53 * point to the application.
54 L */
55 ENTRY (_XC32_RESET_HANDLER_NAME)
1 + Memory Decion Macro Definitions
50 - Memoly-Region Macro Definitions
60 * macros in the MPLAR V project properties or on the command line when
61 * calling the linker wig the collection of the communication when
63
64 E#ifndef ROM ORIGIN
65 # define ROM ORIGIN 0x8000000 Address changed to QSPI memory address
66 l#endif
67 ⊟#ifndef ROM_LENGTH
68 # define ROM_LENGTH 0x20000000 Length of the QSPI memory space
69
70 # error ROM_LENGTH is greater than the max size of 0x20000000
71 L#endif

The following figure shows the MPLAB X IDE linker configuration options to enable the custom linker script.

Figure 5-2. Linker File Linking to the Project

gories:	Options for xc32-ld (v2.30)		
 File Inclusion/Exclusion 	Option categories: General	~	Reset
<u>Conf: [sam_e70_xult]</u> O Simulator	Heap size (bytes)	512	
Loading	Minimum stack size (bytes)		
Q Libraries	Allow overlapped sections		
Building XC32 (Global Ontions)	Remove unused sections	 M	
— ○ xc32-as	Use response file to link		
— ◎ xc32-gcc	Write Start Linear Address record		
○ xc32-g++	Additional driver options		
 ○ xc32-ar 	Place code in data init template	(N/A)	
 Ocode Coverage 	Allocate data-init section to serial memory	(N/A)	
	Additional options: T//firmware/src/config/sam Option Description Generated Command Line Us	n_e70_xult/ATSAME70Q21B.ld er Comments	
Manage Configurations			

Note: To enable the custom linker script, In MPLAB X IDE, navigate to Project Properties and select the **xc32-ld** option.

6. XIP with QSPI Example Using MPLAB Harmony v3

To implement XIP with QSPI using MPLAB Harmony v3, refer to 1. Hardware and Software RequirementsThe . SAM E70 Xplained Ultra Board contains 4-MB QSPI Flash (SST26VF032BA) interfaced to QSPI lines. Refer to the SST26VF032BA data sheets to know commands and instructions to communicate to the serial Flash.



Figure 6-1. QSPI Application Block Diagram

- 1. The CPU starts executing from the internal MCU Flash and initializes QSPI in Serial Memory mode.
- 2. Programs the external serial Flash with binary generated to run from QSPI memory region through QSPI and configures QSPI peripheral to run in Continuous Read mode.
- 3. In Serial Memory mode, the serial Flash mapped to 0x80000000 appears as other another address mapped memory to CPU. The CPU starts executing from QSPI memory region.

XIP with QSPI example comprises of the following three applications:

- "QSPI XIP Main" MPLAB Harmony v3 application
- "QSPI Image" MPLAB Harmony v3 application
- "Hex Image generation" Python application

6.1 QSPI XIP Main MPLAB Harmony v3 Application

The QSPI XIP Main application acts as an image loader to program and execute from the serial Flash memory. This application configures the QSPI:

- To load the image generated (QSPI Image).
- · Configures the QSPI to Continuous Read mode to execute the code from the serial Flash.
- This application includes the header file (xip_image_pattern_hex.h), which contains the firmware of "QSPI Image" represented in hex values, which are automatically written into the header file when the user runs the custom script.

The development sequence and flow of the QSPI XIP Main application is as follows:

1. Configure the MPU for the QSPI memory regions. The QSPI must be configured as 'Strongly ordered' for the programming operation as shown in MPLAB Harmony v3 MPU Settings.

2. Verify Master and Processor clocks from the MHC Clock Configuration window. Figure 6-2. QSPI XIP Main Clock Configurations



3. Configure the GPIO pins (QSCK, QCS, QIO [3:0]) for the QSPI peripheral from the MHC Pin Settings window. **Figure 6-3. QSPI XIP Main QSPI Pin Configuration**

Project (Graph* Pin	Settings x												-
Order:	Ports	✓ Table View												
Pin Number	Pin ID	Custom Name	Function	Direction	Latch	Open Drain	PIO Interr	rupt	Pull Up	Pull Down	Glitch/Deb Filter	ounce	Drive	
64	PA11	QSPI_QCS	QSPI_QCS v	n/a	n/a		Disabled	~			Disabled	V	Low	L
68	PA12	QSPI_QIO1	QSPI_QIO1 v	n/a	n/a		Disabled	~			Disabled	×	Low	L
42	PA13	QSPI_QIO0	QSPI_QIO0 v	n/a	n/a		Disabled	~			Disabled	V	Low	L
51	PA14	QSPI_QSCK	QSPI_QSCK v	n/a	n/a		Disabled	~			Disabled	v	Low	L
25	PA17	QSPI_QIO2	QSPI_QIO2 V	n/a	n/a		Disabled	~			Disabled	v	Low	L
2	PD31	OSPI QIO3	OSPI OIO3	n/a	n/a		Disabled	~	Π		Disabled	v	Low	

4. Configure the QSPI with clock and polarity settings. Figure 6-4. QSPI XIP MAIN QSPI Configuration

View:	Root ~	
Г	QSPI	OSPI OSPI OSPI OSPI I I I Serial Memory Mode Octa is low when inactive (CPOL=0) Octa is Valid on Clock Leading Edge (CPHA=0)
	SQI	Serial Clock Baud Rate 2 - Serial Clock Frequency Is Set To 50000000 for Master Clock Frequency At 150000000

- 5. Enable the Quad SPI mode in the application for better performance (For serial Flash SST26VF032BA, send command "0x38").
- 6. Erase the serial memory by executing the appropriate ERASE command (For serial Flash SST26VF032BA, send command "0xD8"). The application provides APP_BulkErase or APP_Erase API functions to perform the erase.
- 7. Send the 'Page program' command (For serial Flash SST26VF032BA, the command is "0x02") with the input buffer containing the hex values extracted from the QSPI Image binary file (explained in the following section).
- 8. Read the first 32 bytes from the QSPI memory to extract the Stack Pointer and reset handler address of the QSPI Image application in Quad SPI mode.
- 9. Enable 'Continuous Read Mode' to enter into the XIP by using the API APP_MemoryReadContinuous ().
- 10. After reading the data from the QSPI memory, verify the read content with the input buffer.

 If verification passes, that is data written to and read from QSPI are matching, then configure the Stack Pointer and reset handler of the QSPI Image application programmed in the QSPI Flash memory extracted in step 8.
 Figure 6-5. SP and PC Configuring



12. Following the execution of the previous steps, the control jumps to the QSPI Image and the application runs from the QSPI memory region.

Note: On Power-on Reset (POR), the QSPI XIP Main application executes according to the flow in the previous steps.

6.2 QSPI Image MPLAB Harmony v3 Application

The QSPI Image application is a simple application which blinks a LED every one second. To execute the application from the QSPI memory region, the QSPI Image application's binary file must be linked to the QSPI address space. A QSPI image application uses the custom linker script to blink the LED continuously.

The development sequence and flow of the QSPI Image application is as follows:

1. Verify Master and Processor clocks from the MHC Clock Configuration window.

Figure 6-6. QSPI Image Clock Configurations



2. Configure the GPIO pins (QSCK, QCS, QIO [3:0]) for the QSPI peripheral from the MHC Pin Settings window.

Figure 6-7. QSPI Image QSPI Pin Configurations

Order:	Ports	Table View													
Pin Number	Pin ID	Custom Name	Function		Direction	Latch	Open Drain	PIO Inter	rupt	Pull Up	Pull Down	Glitch/Debo Filter	ounce	Drive	
64	PA11	QSPI_QCS	QSPI_QCS	~	n/a	n/a		Disabled	~			Disabled	~	Low	
68	PA12	QSPI_QIO1	QSPI_QIO1	×	n/a	n/a		Disabled	~			Disabled	V	Low	
42	PA13	QSPI_QIO0	QSPI_QIO0	v	n/a	n/a		Disabled	v			Disabled	V	Low	
51	PA14	QSPI_QSCK	QSPI_QSCK	~	n/a	n/a		Disabled	v			Disabled	V	Low	
25	PA17	QSPI_QIO2	QSPI_QIO2	~	n/a	n/a		Disabled	~			Disabled	~	Low	
2	PD31	QSPI_QIO3	QSPI_QIO3	~	n/a	n/a		Disabled	v			Disabled	v	Low	

Configure the LED pin as a GPIO. Figure 6-8. QSPI Image LED Pin Configuration

Project G	raph Pin Dia	agram 🗙 Pin Table	× Pin Settings ×									
Order:	Ports	/ Table View										
Pin Number	Pin ID	Custom Name	Function	Direction	Latch	Open Drain	PIO Interrupt	Pull Up	Pull Down	Glitch/Debounce Filter	Drive	
102	PA0		Available 🕓	In	n/a		Disabled			Disabled v	Low	
99	PA1		Available 🕔	/ In	n/a		Disabled N	/ 🗆		Disabled v	Low	j
93	PA2		Available 🕓	In	n/a		Disabled N	/		Disabled ~	Low	
91	PA3		Available 🕔	/ In	n/a		Disabled N	/		Disabled \lor	Low	i i
77	PA4		Available 🕓	/ In	n/a		Disabled	/		Disabled \lor	Low	
73	PA5	LED	GPIO 🗸	Out	Low		Disabled \			Disabled \sim	Low	
114	PA6		Available 🕓	/ In	n/a		Disabled N			Disabled \lor	Low	
35	PA7		Available 🕓	/ In	n/a		Disabled			Disabled ~	Low	

- 4. Link the custom linker script as specified in Linker Script Customization section above. This custom linker file is modified to run from the QSPI memory region.
- 5. Generate a binary file, which will be used by a python application to convert it into an array of hex values.

To generate the output in binary format, make the change in the QSPI Image application's Project Properties as shown in the following figure.

Figure 6-9. QSPI Image Binary Output Setting



Note: The following code is the command to convert the hex file into a binary file:

```
${MP_CC_DIR}/xc32-objcopy" -I ihex -O binary "${DISTDIR}/${PROJECTNAME}.${IMAGE_TYPE}.hex $
{DISTDIR}/${PROJECTNAME}.${IMAGE_TYPE}.bin
```

6.3 Hex Image Generation Python Application

The Hex Image generation python application is a custom python script used to convert the binary (QSPI Image) file to a .hex format and store it in the header file (xip_image_pattern_hex.h), as an array of hex values used in the QSPI XIP Main application.

Figure 6-10. XIP QSPI Image Header File

(III) xip	鬯xip_image_pattern_hex.h ×															
Source	History		- 🔊 🕯	چ ج اح	184		-		-	•	* _					
1 [Eifndef XIP_IMAGE_PATTERN_HEX_H_															
2	<pre>#define XIP_IMAGE_PATTERN_HEX_H</pre>															
3																
4	const	uint8	t xip	image	patte	rn[167	0] =									
5 [e (
6	Oxf0,	Oxff,	0x45,	0x20,	0x89,	0x01,	0x00,	0x80,	0x7b,	0x06,	0x00,	0x80,	0x7d,	0x06,	0x00,	0x80,
7	0x81,	0x06,	0x00,	0x80,	0x83,	0x06,	0x00,	0x80,	0x85,	0x06,	0x00,	0x80,	0x00,	0x00,	0x00,	0x00,
8	0x00,	0x00,	0x00,	0x00,	0x00,	0x00,	0x00,	0x00,	0x00,	0x00,	0x00,	0x00,	0x79,	0x06,	0x00,	0x80,
9	0x7f,	0x06,	0x00,	0x80,	0x00,	0x00,	0x00,	0x00,	0x79,	0x06,	0x00,	0x80,	0x39,	0x06,	0x00,	0x80,
10	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,
11	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,
12	0x79,	0x06,	0x00,	0x80,	0x00,	0x00,	0x00,	0x00,	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,
13	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,
14	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,
15	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,
16	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,
17	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,
18	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,
19	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,
20	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,
21	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,
22	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,
23	0x79,	0x06,	0x00,	0x80,	0x00,	0x00,	0x00,	0x00,	0x00,	0x00,	0x00,	0x00,	0x00,	0x00,	0x00,	0x00,
24	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,
25	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,
26	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,
27	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,
28	0x79,	0x06,	0x00,	0x80,	0x79,	0x06,	0x00,	0x80,	0xf8,	0xb5,	0x00,	Oxbf,	0xf8,	0xbc,	0x08,	0xbc,
29	0x9e,	0x46,	0x70,	0x47,	0x11,	0x05,	0x00,	0x80,	0xf8,	0xb5,	0x00,	0xbf,	0xf8,	0xbc,	0x08,	0xbc,

Note: The QSPI XIP example is available in MPLAB Harmony v3 csp repository.

To run the QSPI XIP example follow these steps:

- Open the QSPI image project (<MPLAB Harmony v3 download path>/csp/apps/qspi/qspi_xip/ xip_image/firmware/sam_e70_xult.X) in the MPLAB X IDE.
- 2. Build the project using the MPLAB X IDE and do not program.
- 3. Run the python script (<MPLAB Harmony v3 download path>/csp/apps/qspi/qspi_xip/ xip_image_pattern_gen.py) using the following command in the command prompt to extract the hex code from the binary file generated in the QSPI Image application and to store it to the header file (<MPLAB Harmony v3 download path>/csp/apps/qspi/qspi_xip/xip_main/firmware/src/config/ sam_e70_xult/xip_image_pattern_hex.h) as an array of hex values. Command: python xip image pattern gen.py
- 4. Open the QSPI XIP main project (<MPLAB Harmony v3 download path>/csp/apps/qspi/qspi_xip/ xip_main/firmware/ sam_e70_xult.X) in the MPLAB X IDE.
- 5. Build and program the application using the MPLAB X IDE.
- 6. The main application programs the QSPI image and executes the code from the serial Flash memory. The QSPI image application starts blinking the LED continuously.

7. Performance

The QSPI allows the system to use high-performance serial Flash memories which are small and inexpensive, in place of larger and more expensive parallel Flash memories. Therefore, the performance of the QSPI plays an important role. The Performance of the QSPI is bounded by the QSPI speed, Flash capabilities and so on.

Note: Refer to the application note: "Execute-In-Place with QSPI using ASF" as described in the section 9. References for details on the performance numbers on the QSPI in XIP mode. The application referred to in the document "Execute-In-Place with QSPI using ASF" is not developed using MPLAB Harmony v3 and performance numbers in the document may vary with respect to compiler settings and optimization levels.

8. Conclusion

Developing a QSPI application in XIP requires an understanding of the QSPI protocols, MPU settings and linker scripts. MPLAB Harmony v3 provides a flexible, abstracted and fully integrated firmware development platform for 32-bit SAM, and PIC microcontrollers. This document describes how to use the XIP mode in the QSPI to work with the external Flash memories.

9. References

Refer to the document "Execute-In-Place (XIP) with Quad SPI Interface (QSPI) using ASF", which is available for download at the following location:

http://ww1.microchip.com/downloads/en/AppNotes/Atmel-44065-Execute-in-Place-XIP-with-Quad-SPI-Interface-SAM-V7-SAM-E7-SAM-S7_Application-Note.pdf

The Microchip Website

Microchip provides online support via our website at http://www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's
 guides and hardware support documents, latest software releases and archived software
- **General Technical Support** Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to http://www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: http://www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- · Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Legal Notice

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with

your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-5868-5

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit http://www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office	Australia - Sydnev	India - Bangalore	Austria - Wels
2355 West Chandler Blvd.	Tel: 61-2-9868-6733	Tel: 91-80-3090-4444	Tel: 43-7242-2244-39
Chandler, AZ 85224-6199	China - Beiiing	India - New Delhi	Fax: 43-7242-2244-393
Tel: 480-792-7200	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhagen
Fax: 480-792-7277	China - Chengdu	India - Pune	Tel: 45-4450-2828
Technical Support:	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
http://www.microchip.com/support	China - Chongging	Japan - Osaka	Finland - Espoo
Web Address:	Tel: 86-23-8980-9588	Tel: 81-6-6152-7160	Tel: 358-9-4520-820
http://www.microchip.com	China - Dongguan	Japan - Tokvo	France - Paris
Atlanta	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
Duluth, GA	China - Guangzhou	Korea - Daegu	Fax: 33-1-69-30-90-79
Tel: 678-957-9614	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Germany - Garching
Fax: 678-957-1455	China - Hangzhou	Korea - Seoul	Tel: 49-8931-9700
Austin. TX	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Haan
Tel: 512-257-3370	China - Hong Kong SAR	Malaysia - Kuala Lumpur	Tel: 49-2129-3766400
Boston	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Germany - Heilbronn
Westborough, MA	China - Naniing	Malavsia - Penang	Tel: 49-7131-72400
Tel: 774-760-0087	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Germany - Karlsruhe
Fax: 774-760-0088	China - Qingdao	Philippines - Manila	Tel: 49-721-625370
Chicago	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Germany - Munich
Itasca II	China - Shanghai	Singapore	Tel: 49-89-627-144-0
Tel: 630-285-0071	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Fax: 49-89-627-144-44
Eax: 630-285-0075	China - Shenyang	Taiwan - Hsin Chu	Germany - Rosenheim
Dallas	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Tel: 49-8031-354-560
Addison TX	China - Shenzhen	Taiwan - Kaobsiung	Israel - Ra'anana
Tel: 972-818-7423	Tel: 86-755-8864-2200	Tel: 886-7-213-7830	Tel: 972-9-744-7705
Eax: 972-818-2924	China - Suzhou	Taiwan - Tainei	Italy - Milan
Detroit	Tel: 86-186-6233-1526	Tel: 886-2-2508-8600	Tel: 39-0331-742611
Novi MI	China - Wuhan	Thailand - Bangkok	Fax: 39-0331-466781
Tel: 248-848-4000	Tel: 86-27-5980-5300	Tel: 66-2-694-1351	Italy - Padoya
Houston TX	China - Xian	Vietnam - Ho Chi Minh	Tel: 39-049-7625286
Tel: 281-894-5983	Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	Netherlands - Drunen
Indianapolis	China - Xiamen		Tel: 31-416-690399
Noblesville IN	Tel: 86-592-2388138		Fax: 31-416-690340
Tel: 317-773-8323	China - Zhuhai		Norway - Trondheim
Eax: 317-773-5453	Tel: 86-756-3210040		Tel: 47-72884388
Tel: 317-536-2380			Poland - Warsaw
			Tel: 48-22-3325737
Mission Vielo CA			Romania - Bucharest
Tel: 949-462-9523			Tel: 40-21-407-87-50
Fax: 949-462-9608			Spain - Madrid
Tel: 951-273-7800			Tel: 34-91-708-08-90
Baleigh NC			Fax: 34-91-708-08-91
Tel: 919-844-7510			Sweden - Gothenberg
New York, NY			Tel: 46-31-704-60-40
Tel: 631-435-6000			Sweden - Stockholm
San Jose CA			Tel: 46-8-5090-4654
Tel: 408-735-9110			UK - Wokingham
Tel: 408-436-4270			Tel: 44-118-921-5800
Canada - Toronto			Fax: 44-118-921-5820
Tel: 905_695_1980			1 a
Fax: 905-695-2078			
1 a. 000-000-2010			