m255
K4
z2
!s11f vlog 2020.3 2020.07, Jul 13 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/simulation
vACT_UNIQUE_COREPLL_ELOCK
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1608556401
!i10b 1
!s100 PihPif9:[cd`P957oWZN`2
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
I5HFX9Z@3V;c^ED<Z>Ag@10
S1
R0
Z4 w1607506840
8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/Actel/SgCore/RTG4FCCCECALIB/2.1.010/CorePLL_ELOCK.v
FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/Actel/SgCore/RTG4FCCCECALIB/2.1.010/CorePLL_ELOCK.v
!i122 92
L0 31 139
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OW;L;2020.3;71
r1
!s85 0
31
Z7 !s108 1608556401.000000
!s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/Actel/SgCore/RTG4FCCCECALIB/2.1.010/CorePLL_ELOCK.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/Actel/SgCore/RTG4FCCCECALIB/2.1.010/CorePLL_ELOCK.v|
!s101 -O0
!i113 1
Z8 o-sv -work presynth -O0
Z9 tCvgOpt 0
n@a@c@t_@u@n@i@q@u@e_@c@o@r@e@p@l@l_@e@l@o@c@k
vACT_UNIQUE_CorePLL_ELOCK_Ctrl_Fsm
R1
R2
!i10b 1
!s100 [cPZ?ETVKHARd5:WjQK<l1
R3
I7L]jNYf^FN1ZJ4Q_NzhNT3
S1
R0
R4
8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/Actel/SgCore/RTG4FCCCECALIB/2.1.010/CorePLL_ELOCK_Ctrl_Fsm.v
FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/Actel/SgCore/RTG4FCCCECALIB/2.1.010/CorePLL_ELOCK_Ctrl_Fsm.v
!i122 91
L0 29 848
R5
R6
r1
!s85 0
31
R7
!s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/Actel/SgCore/RTG4FCCCECALIB/2.1.010/CorePLL_ELOCK_Ctrl_Fsm.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/Actel/SgCore/RTG4FCCCECALIB/2.1.010/CorePLL_ELOCK_Ctrl_Fsm.v|
!s101 -O0
!i113 1
R8
R9
n@a@c@t_@u@n@i@q@u@e_@core@p@l@l_@e@l@o@c@k_@ctrl_@fsm
vACT_UNIQUE_CorePLL_ELOCK_Reset_Ctrl
R1
R2
!i10b 1
!s100 nV>0jQkKDlNbWbE569oef3
R3
Ih96NRn?6N1V9c`Mf<G<HX3
S1
R0
R4
8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/Actel/SgCore/RTG4FCCCECALIB/2.1.010/CorePLL_ELOCK_Reset_Ctrl.v
FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/Actel/SgCore/RTG4FCCCECALIB/2.1.010/CorePLL_ELOCK_Reset_Ctrl.v
!i122 90
L0 22 61
R5
R6
r1
!s85 0
31
R7
!s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/Actel/SgCore/RTG4FCCCECALIB/2.1.010/CorePLL_ELOCK_Reset_Ctrl.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/Actel/SgCore/RTG4FCCCECALIB/2.1.010/CorePLL_ELOCK_Reset_Ctrl.v|
!s101 -O0
!i113 1
R8
R9
n@a@c@t_@u@n@i@q@u@e_@core@p@l@l_@e@l@o@c@k_@reset_@ctrl
vAPB_master_wrp
R1
Z10 !s110 1608556400
!i10b 1
!s100 gQRAM:Xf^ZYY6kgiC_0]H2
R3
I`jGimnmYfoYU?=g8fi[CA1
S1
R0
w1608391082
8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/hdl/APB_master_wrp.v
FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/hdl/APB_master_wrp.v
!i122 84
L0 21 201
R5
R6
r1
!s85 0
31
Z11 !s108 1608556400.000000
!s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/hdl/APB_master_wrp.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/hdl/APB_master_wrp.v|
!s101 -O0
!i113 1
R8
R9
n@a@p@b_master_wrp
vCoreAPB3_C0
R1
R10
!i10b 1
!s100 =:^mX7CJ?2zFW4hUDMR^50
R3
IeLWORzaQi<GFRI]iaJB:e3
S1
R0
w1608391083
8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/CoreAPB3_C0/CoreAPB3_C0.v
FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/CoreAPB3_C0/CoreAPB3_C0.v
!i122 83
L0 57 265
R5
R6
r1
!s85 0
31
R11
!s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/CoreAPB3_C0/CoreAPB3_C0.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/CoreAPB3_C0/CoreAPB3_C0.v|
!s101 -O0
!i113 1
R8
R9
n@core@a@p@b3_@c0
vCOREUPROMIF_APB
R1
Z12 !s110 1608556402
!i10b 1
!s100 hX1_?RV5E=n2h]h?ENfiV2
R3
I__jIb4ja^05ib^AciYRCK3
S1
R0
w1608009647
8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/Actel/DirectCore/COREUPROMIF_APB/3.0.102/rtl/vlog/core/coreupromif_apb.v
FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/Actel/DirectCore/COREUPROMIF_APB/3.0.102/rtl/vlog/core/coreupromif_apb.v
!i122 97
L0 20 526
R5
R6
r1
!s85 0
31
Z13 !s108 1608556402.000000
!s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/Actel/DirectCore/COREUPROMIF_APB/3.0.102/rtl/vlog/core/coreupromif_apb.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/Actel/DirectCore/COREUPROMIF_APB/3.0.102/rtl/vlog/core/coreupromif_apb.v|
!s101 -O0
!i113 1
R8
R9
n@c@o@r@e@u@p@r@o@m@i@f_@a@p@b
vCOREUPROMIF_APB_C0
R1
R12
!i10b 1
!s100 =Nnc@GZH=Cn[L4zXG]3n[2
R3
ILLQ`:l:g>Qh]^]^aHkn5b1
S1
R0
w1608391085
8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/COREUPROMIF_APB_C0/COREUPROMIF_APB_C0.v
FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/COREUPROMIF_APB_C0/COREUPROMIF_APB_C0.v
!i122 98
L0 21 108
R5
R6
r1
!s85 0
31
R13
!s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/COREUPROMIF_APB_C0/COREUPROMIF_APB_C0.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/COREUPROMIF_APB_C0/COREUPROMIF_APB_C0.v|
!s101 -O0
!i113 1
R8
R9
n@c@o@r@e@u@p@r@o@m@i@f_@a@p@b_@c0
vmux_blk
R1
R10
!i10b 1
!s100 eWdZSZOnneN?3@;87C35c0
R3
I^^>Ml9^HD5NGGIU8e4@ge0
S1
R0
w1608391081
8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/hdl/mux_blk.v
FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/hdl/mux_blk.v
!i122 87
L0 2 59
R5
R6
r1
!s85 0
31
R11
!s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/hdl/mux_blk.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/hdl/mux_blk.v|
!s101 -O0
!i113 1
R8
R9
vRAM_APB_BLK
R1
R2
!i10b 1
!s100 WMRQR]>zZ^T7GU[UgJe4C0
R3
IJl>hF_fQeQXIgSm9OzYD61
S1
R0
w1608391150
8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/RAM_APB_BLK/RAM_APB_BLK.v
FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/RAM_APB_BLK/RAM_APB_BLK.v
!i122 88
L0 9 192
R5
R6
r1
!s85 0
31
R11
!s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/RAM_APB_BLK/RAM_APB_BLK.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/RAM_APB_BLK/RAM_APB_BLK.v|
!s101 -O0
!i113 1
R8
R9
n@r@a@m_@a@p@b_@b@l@k
vRTG4_uPROM
R1
Z14 !s110 1608556403
!i10b 1
!s100 zJBg;^X=;>31BJ=3;XiOL1
R3
IZC^RY`PWMLhV85d=n4T?[3
S1
R0
w1608391139
8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/RTG4_uPROM/RTG4_uPROM.v
FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/RTG4_uPROM/RTG4_uPROM.v
!i122 101
L0 9 100
R5
R6
r1
!s85 0
31
Z15 !s108 1608556403.000000
!s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/RTG4_uPROM/RTG4_uPROM.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/RTG4_uPROM/RTG4_uPROM.v|
!s101 -O0
!i113 1
R8
R9
n@r@t@g4_u@p@r@o@m
vrtg4_uPROM_tb
R1
R14
!i10b 1
!s100 Cl>Y>^`dTEU2FagDOzGgz1
R3
IoVQRbheN^3hgf74YPn4672
S1
R0
w1608391168
8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/stimulus/rtg4_uPROM_tb.v
FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/stimulus/rtg4_uPROM_tb.v
!i122 103
L0 21 53
R5
R6
r1
!s85 0
31
R15
!s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/stimulus/rtg4_uPROM_tb.v|
!s90 -reportprogress|300|+incdir+C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/stimulus|-sv|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/stimulus/rtg4_uPROM_tb.v|
!s101 -O0
!i113 1
R8
!s92 +incdir+C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/stimulus -sv -work presynth -O0
R9
nrtg4_u@p@r@o@m_tb
vRTG4CCCAPB_IF_C0_RTG4CCCAPB_IF_C0_0_RTG4CCCAPB_IF
R1
R2
!i10b 1
!s100 z^2300A9?G4TJgMIgm6:J2
R3
INgeT0Hbm^F><@_7ja8CNA1
S1
R0
R4
8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/Actel/SgCore/RTG4FCCCECALIB/2.1.010/CCCAPBIF.v
FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/Actel/SgCore/RTG4FCCCECALIB/2.1.010/CCCAPBIF.v
!i122 89
L0 5 312
R5
R6
r1
!s85 0
31
R7
!s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/Actel/SgCore/RTG4FCCCECALIB/2.1.010/CCCAPBIF.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/Actel/SgCore/RTG4FCCCECALIB/2.1.010/CCCAPBIF.v|
!s101 -O0
!i113 1
R8
R9
n@r@t@g4@c@c@c@a@p@b_@i@f_@c0_@r@t@g4@c@c@c@a@p@b_@i@f_@c0_0_@r@t@g4@c@c@c@a@p@b_@i@f
vRTG4FCCC_C0
R1
R12
!i10b 1
!s100 HaL0KYW=4BQF;4mN_=VoE3
R3
I;o]Nf5:>RkHXGKE97:]TU1
S1
R0
Z16 w1608391090
8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/RTG4FCCC_C0/RTG4FCCC_C0.v
FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/RTG4FCCC_C0/RTG4FCCC_C0.v
!i122 96
L0 145 55
R5
R6
r1
!s85 0
31
R13
!s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/RTG4FCCC_C0/RTG4FCCC_C0.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/RTG4FCCC_C0/RTG4FCCC_C0.v|
!s101 -O0
!i113 1
R8
R9
n@r@t@g4@f@c@c@c_@c0
vRTG4FCCC_C0_RTG4FCCC_C0_0_RTG4FCCC
R1
R12
!i10b 1
!s100 759gc``UENHD87WnS`5k53
R3
I;S2]B:_CkG>[IX=828JF62
S1
R0
R16
8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/RTG4FCCC_C0/RTG4FCCC_C0_0/RTG4FCCC_C0_RTG4FCCC_C0_0_RTG4FCCC.v
FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/RTG4FCCC_C0/RTG4FCCC_C0_0/RTG4FCCC_C0_RTG4FCCC_C0_0_RTG4FCCC.v
!i122 95
L0 5 33
R5
R6
r1
!s85 0
31
R13
!s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/RTG4FCCC_C0/RTG4FCCC_C0_0/RTG4FCCC_C0_RTG4FCCC_C0_0_RTG4FCCC.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/RTG4FCCC_C0/RTG4FCCC_C0_0/RTG4FCCC_C0_RTG4FCCC_C0_0_RTG4FCCC.v|
!s101 -O0
!i113 1
R8
R9
n@r@t@g4@f@c@c@c_@c0_@r@t@g4@f@c@c@c_@c0_0_@r@t@g4@f@c@c@c
vRTG4FCCCECALIB_C0
R1
R12
!i10b 1
!s100 EBIQlIEHFXI<f>QeoP7n30
R3
IKZC12^KMfA<8]O=]7<I>V3
S1
R0
Z17 w1608391097
8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/RTG4FCCCECALIB_C0/RTG4FCCCECALIB_C0.v
FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/RTG4FCCCECALIB_C0/RTG4FCCCECALIB_C0.v
!i122 94
L0 274 74
R5
R6
r1
!s85 0
31
R13
!s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/RTG4FCCCECALIB_C0/RTG4FCCCECALIB_C0.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/RTG4FCCCECALIB_C0/RTG4FCCCECALIB_C0.v|
!s101 -O0
!i113 1
R8
R9
n@r@t@g4@f@c@c@c@e@c@a@l@i@b_@c0
vRTG4FCCCECALIB_C0_RTG4FCCCECALIB_C0_0_RTG4FCCCECALIB
R1
R2
!i10b 1
!s100 4`8dBYDdl=9NAzN7gYDX<2
R3
IEYXLTN?PC4zEn70o_bWo61
S1
R0
R17
8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/RTG4FCCCECALIB_C0/RTG4FCCCECALIB_C0_0/RTG4FCCCECALIB_C0_RTG4FCCCECALIB_C0_0_RTG4FCCCECALIB.v
FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/RTG4FCCCECALIB_C0/RTG4FCCCECALIB_C0_0/RTG4FCCCECALIB_C0_RTG4FCCCECALIB_C0_0_RTG4FCCCECALIB.v
!i122 93
L0 5 266
R5
R6
r1
!s85 0
31
R7
!s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/RTG4FCCCECALIB_C0/RTG4FCCCECALIB_C0_0/RTG4FCCCECALIB_C0_RTG4FCCCECALIB_C0_0_RTG4FCCCECALIB.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/RTG4FCCCECALIB_C0/RTG4FCCCECALIB_C0_0/RTG4FCCCECALIB_C0_RTG4FCCCECALIB_C0_0_RTG4FCCCECALIB.v|
!s101 -O0
!i113 1
R8
R9
n@r@t@g4@f@c@c@c@e@c@a@l@i@b_@c0_@r@t@g4@f@c@c@c@e@c@a@l@i@b_@c0_0_@r@t@g4@f@c@c@c@e@c@a@l@i@b
vRTG4TPSRAM_C0
R1
R10
!i10b 1
!s100 QH`bi<jDjE;fRhKNo[D=61
R3
IM=HHSFO^?I=U03gK1JR363
S1
R0
Z18 w1608391101
8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/RTG4TPSRAM_C0/RTG4TPSRAM_C0.v
FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/RTG4TPSRAM_C0/RTG4TPSRAM_C0.v
!i122 86
L0 56 67
R5
R6
r1
!s85 0
31
R11
!s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/RTG4TPSRAM_C0/RTG4TPSRAM_C0.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/RTG4TPSRAM_C0/RTG4TPSRAM_C0.v|
!s101 -O0
!i113 1
R8
R9
n@r@t@g4@t@p@s@r@a@m_@c0
vRTG4TPSRAM_C0_RTG4TPSRAM_C0_0_RTG4TPSRAM
R1
R10
!i10b 1
!s100 QWggfYL3FM6e9WBHHk:iP1
R3
I2:e1:z4@`adcm5=9bC`<V2
S1
R0
R18
8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/RTG4TPSRAM_C0/RTG4TPSRAM_C0_0/RTG4TPSRAM_C0_RTG4TPSRAM_C0_0_RTG4TPSRAM.v
FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/RTG4TPSRAM_C0/RTG4TPSRAM_C0_0/RTG4TPSRAM_C0_RTG4TPSRAM_C0_0_RTG4TPSRAM.v
!i122 85
L0 5 51
R5
R6
r1
!s85 0
31
R11
!s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/RTG4TPSRAM_C0/RTG4TPSRAM_C0_0/RTG4TPSRAM_C0_RTG4TPSRAM_C0_0_RTG4TPSRAM.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/RTG4TPSRAM_C0/RTG4TPSRAM_C0_0/RTG4TPSRAM_C0_RTG4TPSRAM_C0_0_RTG4TPSRAM.v|
!s101 -O0
!i113 1
R8
R9
n@r@t@g4@t@p@s@r@a@m_@c0_@r@t@g4@t@p@s@r@a@m_@c0_0_@r@t@g4@t@p@s@r@a@m
vRTG4UPROM
R1
R14
!i10b 1
!s100 CJ?>m:N1ggW_?h@KXBNIO1
R3
IKRZn8[Fb>FGDzUoM:Wjo@1
S1
R0
Z19 w1608009670
Z20 8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/Actel/SgCore/RTG4UPROM/2.1.100/uprom_trans.v
Z21 FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/Actel/SgCore/RTG4UPROM/2.1.100/uprom_trans.v
!i122 99
L0 9 18
R5
R6
r1
!s85 0
31
R13
Z22 !s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/Actel/SgCore/RTG4UPROM/2.1.100/uprom_trans.v|
Z23 !s90 -reportprogress|300|-sv|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/Actel/SgCore/RTG4UPROM/2.1.100/uprom_trans.v|
!s101 -O0
!i113 1
R8
R9
n@r@t@g4@u@p@r@o@m
vRTG4UPROM_ADDR_TRANS
R1
R14
!i10b 1
!s100 hQ3K[zJc^H[7:5Nb36W2n2
R3
I_FedfJNDIHnkc;ajR:KC:3
S1
R0
R19
R20
R21
!i122 99
L0 1 7
R5
R6
r1
!s85 0
31
R13
R22
R23
!s101 -O0
!i113 1
R8
R9
n@r@t@g4@u@p@r@o@m_@a@d@d@r_@t@r@a@n@s
vRTG4UPROM_C0
R1
R14
!i10b 1
!s100 Aj>XdH<lfhnCFQa76Z[fK0
R3
IMQdnk_Dl045zO9UKWT<IU3
S1
R0
w1608391126
8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/RTG4UPROM_C0/RTG4UPROM_C0.v
FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/RTG4UPROM_C0/RTG4UPROM_C0.v
!i122 100
L0 22 54
R5
R6
r1
!s85 0
31
R15
!s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/RTG4UPROM_C0/RTG4UPROM_C0.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/RTG4UPROM_C0/RTG4UPROM_C0.v|
!s101 -O0
!i113 1
R8
R9
n@r@t@g4@u@p@r@o@m_@c0
vtop
R1
R14
!i10b 1
!s100 ZkHAmG2]7NJ>mGgQZi8@Q1
R3
Ik8dDaGd^fO6zOik8X7loF3
S1
R0
w1608391160
8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/top/top.v
FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/top/top.v
!i122 102
L0 9 209
R5
R6
r1
!s85 0
31
R15
!s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/top/top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_Verilog/Libero_Project/component/work/top/top.v|
!s101 -O0
!i113 1
R8
R9
