m255
K4
z2
!s11e MIXED_VERSIONS
!s11f vlog 2020.3 2020.07, Jul 13 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/simulation
vACT_UNIQUE_COREPLL_ELOCK
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1608556300
!i10b 1
!s100 PihPif9:[cd`P957oWZN`2
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
IZC[LCFk:?oLX44K@T]_;K2
S1
R0
Z4 w1607506840
8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/Actel/SgCore/RTG4FCCCECALIB/2.1.010/CorePLL_ELOCK.v
FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/Actel/SgCore/RTG4FCCCECALIB/2.1.010/CorePLL_ELOCK.v
!i122 281
L0 31 139
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OW;L;2020.3;71
r1
!s85 0
31
Z7 !s108 1608556300.000000
!s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/Actel/SgCore/RTG4FCCCECALIB/2.1.010/CorePLL_ELOCK.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/Actel/SgCore/RTG4FCCCECALIB/2.1.010/CorePLL_ELOCK.v|
!s101 -O0
!i113 1
Z8 o-sv -work presynth -O0
Z9 tCvgOpt 0
n@a@c@t_@u@n@i@q@u@e_@c@o@r@e@p@l@l_@e@l@o@c@k
vACT_UNIQUE_CorePLL_ELOCK_Ctrl_Fsm
R1
R2
!i10b 1
!s100 [cPZ?ETVKHARd5:WjQK<l1
R3
IF1XXcAKdOna?4CCiz7OYS1
S1
R0
R4
8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/Actel/SgCore/RTG4FCCCECALIB/2.1.010/CorePLL_ELOCK_Ctrl_Fsm.v
FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/Actel/SgCore/RTG4FCCCECALIB/2.1.010/CorePLL_ELOCK_Ctrl_Fsm.v
!i122 280
L0 29 848
R5
R6
r1
!s85 0
31
R7
!s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/Actel/SgCore/RTG4FCCCECALIB/2.1.010/CorePLL_ELOCK_Ctrl_Fsm.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/Actel/SgCore/RTG4FCCCECALIB/2.1.010/CorePLL_ELOCK_Ctrl_Fsm.v|
!s101 -O0
!i113 1
R8
R9
n@a@c@t_@u@n@i@q@u@e_@core@p@l@l_@e@l@o@c@k_@ctrl_@fsm
vACT_UNIQUE_CorePLL_ELOCK_Reset_Ctrl
R1
R2
!i10b 1
!s100 nV>0jQkKDlNbWbE569oef3
R3
I<5fooi4:olVoc2AFTMR672
S1
R0
R4
8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/Actel/SgCore/RTG4FCCCECALIB/2.1.010/CorePLL_ELOCK_Reset_Ctrl.v
FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/Actel/SgCore/RTG4FCCCECALIB/2.1.010/CorePLL_ELOCK_Reset_Ctrl.v
!i122 279
L0 22 61
R5
R6
r1
!s85 0
31
R7
!s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/Actel/SgCore/RTG4FCCCECALIB/2.1.010/CorePLL_ELOCK_Reset_Ctrl.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/Actel/SgCore/RTG4FCCCECALIB/2.1.010/CorePLL_ELOCK_Reset_Ctrl.v|
!s101 -O0
!i113 1
R8
R9
n@a@c@t_@u@n@i@q@u@e_@core@p@l@l_@e@l@o@c@k_@reset_@ctrl
Eapb_master_wrp
Z10 w1608183058
Z11 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z12 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z13 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z14 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 273
R0
Z15 8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/hdl/APB_master_wrp.vhd
Z16 FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/hdl/APB_master_wrp.vhd
l0
Z17 L23 1
Vi_Z@@f1JfJ1k;m@?<O@GC1
!s100 oPLBZ0VoQMhlRa=M_45Vi0
Z18 OW;C;2020.3;71
33
Z19 !s110 1608556299
!i10b 1
Z20 !s108 1608556299.000000
Z21 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/hdl/APB_master_wrp.vhd|
Z22 !s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/hdl/APB_master_wrp.vhd|
!i113 1
Z23 o-2008 -explicit -work presynth -O0
R9
Atrans
R11
R12
R13
R14
DEx4 work 14 apb_master_wrp 0 22 i_Z@@f1JfJ1k;m@?<O@GC1
!i122 273
l80
L49 182
V[gISa>UT@5UB<NmcomeiK2
!s100 IcnM7@ABILC5L_1oT2T[c2
R18
33
R19
!i10b 1
R20
R21
R22
!i113 1
R23
R9
vCoreAPB3_C0
R1
!s110 1608556298
!i10b 1
!s100 =:^mX7CJ?2zFW4hUDMR^50
R3
I5aE`Fa6FW;E=7bjbS[d9X1
S1
R0
w1608183060
8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/CoreAPB3_C0/CoreAPB3_C0.v
FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/CoreAPB3_C0/CoreAPB3_C0.v
!i122 272
L0 57 265
R5
R6
r1
!s85 0
31
!s108 1608556298.000000
!s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/CoreAPB3_C0/CoreAPB3_C0.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/CoreAPB3_C0/CoreAPB3_C0.v|
!s101 -O0
!i113 1
R8
R9
n@core@a@p@b3_@c0
vCOREUPROMIF_APB
R1
Z24 !s110 1608556301
!i10b 1
!s100 hX1_?RV5E=n2h]h?ENfiV2
R3
I2FQ9BMghoz_;AiaFzDL^e1
S1
R0
w1608009647
8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/Actel/DirectCore/COREUPROMIF_APB/3.0.102/rtl/vlog/core/coreupromif_apb.v
FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/Actel/DirectCore/COREUPROMIF_APB/3.0.102/rtl/vlog/core/coreupromif_apb.v
!i122 286
L0 20 526
R5
R6
r1
!s85 0
31
Z25 !s108 1608556301.000000
!s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/Actel/DirectCore/COREUPROMIF_APB/3.0.102/rtl/vlog/core/coreupromif_apb.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/Actel/DirectCore/COREUPROMIF_APB/3.0.102/rtl/vlog/core/coreupromif_apb.v|
!s101 -O0
!i113 1
R8
R9
n@c@o@r@e@u@p@r@o@m@i@f_@a@p@b
vCOREUPROMIF_APB_C0
R1
R24
!i10b 1
!s100 =Nnc@GZH=Cn[L4zXG]3n[2
R3
I5>PhUjKJ>?l5QMaTCh2em2
S1
R0
w1608183061
8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/COREUPROMIF_APB_C0/COREUPROMIF_APB_C0.v
FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/COREUPROMIF_APB_C0/COREUPROMIF_APB_C0.v
!i122 287
L0 21 108
R5
R6
r1
!s85 0
31
R25
!s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/COREUPROMIF_APB_C0/COREUPROMIF_APB_C0.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/COREUPROMIF_APB_C0/COREUPROMIF_APB_C0.v|
!s101 -O0
!i113 1
R8
R9
n@c@o@r@e@u@p@r@o@m@i@f_@a@p@b_@c0
Emux_blk
R10
R11
R12
R13
R14
!i122 276
R0
Z26 8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/hdl/mux_blk.vhd
Z27 FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/hdl/mux_blk.vhd
l0
L22 1
VQQT0Rib]RF=cO<NTnARXj2
!s100 ;@Wj@kOS8U7a_JUT0K@V92
R18
33
R19
!i10b 1
R20
Z28 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/hdl/mux_blk.vhd|
Z29 !s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/hdl/mux_blk.vhd|
!i113 1
R23
R9
Atrans
R11
R12
R13
R14
DEx4 work 7 mux_blk 0 22 QQT0Rib]RF=cO<NTnARXj2
!i122 276
l62
L61 21
V;C0dG]BCi:G;inTn1T9@;3
!s100 C?VKP_[=P3UkNXh^I6bUR0
R18
33
R19
!i10b 1
R20
R28
R29
!i113 1
R23
R9
vRAM_APB_BLK
R1
R19
!i10b 1
!s100 WMRQR]>zZ^T7GU[UgJe4C0
R3
IG9LSehPi8<<BnTzLKchCE1
S1
R0
w1608183134
8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/RAM_APB_BLK/RAM_APB_BLK.v
FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/RAM_APB_BLK/RAM_APB_BLK.v
!i122 277
L0 9 192
R5
R6
r1
!s85 0
31
R20
!s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/RAM_APB_BLK/RAM_APB_BLK.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/RAM_APB_BLK/RAM_APB_BLK.v|
!s101 -O0
!i113 1
R8
R9
n@r@a@m_@a@p@b_@b@l@k
vRTG4_uPROM
R1
Z30 !s110 1608556302
!i10b 1
!s100 zJBg;^X=;>31BJ=3;XiOL1
R3
I0iP=Kl7Y7DZM`zVo71UoH1
S1
R0
w1608183124
8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/RTG4_uPROM/RTG4_uPROM.v
FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/RTG4_uPROM/RTG4_uPROM.v
!i122 290
L0 9 100
R5
R6
r1
!s85 0
31
Z31 !s108 1608556302.000000
!s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/RTG4_uPROM/RTG4_uPROM.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/RTG4_uPROM/RTG4_uPROM.v|
!s101 -O0
!i113 1
R8
R9
n@r@t@g4_u@p@r@o@m
Ertg4_uprom_tb
Z32 w1608183148
R13
R14
!i122 292
R0
Z33 8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/stimulus/rtg4_uPROM_tb.vhd
Z34 FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/stimulus/rtg4_uPROM_tb.vhd
l0
R17
VcM8@D8<E<gb>Nf^[_3MQ21
!s100 m1T632EcYKog3F14di6lW2
R18
33
R30
!i10b 1
R31
Z35 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/stimulus/rtg4_uPROM_tb.vhd|
Z36 !s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/stimulus/rtg4_uPROM_tb.vhd|
!i113 1
R23
R9
Abehavioral
R13
R14
Z37 DEx4 work 13 rtg4_uprom_tb 0 22 cM8@D8<E<gb>Nf^[_3MQ21
!i122 292
l55
Z38 L26 71
Z39 ViLOg`ff4NDzD0P5:LaAcZ1
Z40 !s100 dD_[d3kJD`JloTnV_jSVI3
R18
33
R30
!i10b 1
R31
R35
R36
!i113 1
R23
R9
vRTG4CCCAPB_IF_C0_RTG4CCCAPB_IF_C0_0_RTG4CCCAPB_IF
R1
R2
!i10b 1
!s100 z^2300A9?G4TJgMIgm6:J2
R3
IOGFhHcH<`=;?iD3o5mQ_g2
S1
R0
R4
8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/Actel/SgCore/RTG4FCCCECALIB/2.1.010/CCCAPBIF.v
FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/Actel/SgCore/RTG4FCCCECALIB/2.1.010/CCCAPBIF.v
!i122 278
L0 5 312
R5
R6
r1
!s85 0
31
R7
!s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/Actel/SgCore/RTG4FCCCECALIB/2.1.010/CCCAPBIF.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/Actel/SgCore/RTG4FCCCECALIB/2.1.010/CCCAPBIF.v|
!s101 -O0
!i113 1
R8
R9
n@r@t@g4@c@c@c@a@p@b_@i@f_@c0_@r@t@g4@c@c@c@a@p@b_@i@f_@c0_0_@r@t@g4@c@c@c@a@p@b_@i@f
vRTG4FCCC_C0
R1
R24
!i10b 1
!s100 HaL0KYW=4BQF;4mN_=VoE3
R3
IGX^9z2czUDh<FI3bbmjZ31
S1
R0
w1608183069
8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/RTG4FCCC_C0/RTG4FCCC_C0.v
FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/RTG4FCCC_C0/RTG4FCCC_C0.v
!i122 285
L0 145 55
R5
R6
r1
!s85 0
31
R25
!s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/RTG4FCCC_C0/RTG4FCCC_C0.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/RTG4FCCC_C0/RTG4FCCC_C0.v|
!s101 -O0
!i113 1
R8
R9
n@r@t@g4@f@c@c@c_@c0
vRTG4FCCC_C0_RTG4FCCC_C0_0_RTG4FCCC
R1
R24
!i10b 1
!s100 759gc``UENHD87WnS`5k53
R3
IBf9lMdoAGIBQ<PeTbXCII2
S1
R0
w1608183068
8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/RTG4FCCC_C0/RTG4FCCC_C0_0/RTG4FCCC_C0_RTG4FCCC_C0_0_RTG4FCCC.v
FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/RTG4FCCC_C0/RTG4FCCC_C0_0/RTG4FCCC_C0_RTG4FCCC_C0_0_RTG4FCCC.v
!i122 284
L0 5 33
R5
R6
r1
!s85 0
31
R25
!s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/RTG4FCCC_C0/RTG4FCCC_C0_0/RTG4FCCC_C0_RTG4FCCC_C0_0_RTG4FCCC.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/RTG4FCCC_C0/RTG4FCCC_C0_0/RTG4FCCC_C0_RTG4FCCC_C0_0_RTG4FCCC.v|
!s101 -O0
!i113 1
R8
R9
n@r@t@g4@f@c@c@c_@c0_@r@t@g4@f@c@c@c_@c0_0_@r@t@g4@f@c@c@c
vRTG4FCCCECALIB_C0
R1
R24
!i10b 1
!s100 EBIQlIEHFXI<f>QeoP7n30
R3
IZMbiRGl7gTP>=_oEGOVVl3
S1
R0
w1608183081
8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/RTG4FCCCECALIB_C0/RTG4FCCCECALIB_C0.v
FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/RTG4FCCCECALIB_C0/RTG4FCCCECALIB_C0.v
!i122 283
L0 274 74
R5
R6
r1
!s85 0
31
R7
!s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/RTG4FCCCECALIB_C0/RTG4FCCCECALIB_C0.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/RTG4FCCCECALIB_C0/RTG4FCCCECALIB_C0.v|
!s101 -O0
!i113 1
R8
R9
n@r@t@g4@f@c@c@c@e@c@a@l@i@b_@c0
vRTG4FCCCECALIB_C0_RTG4FCCCECALIB_C0_0_RTG4FCCCECALIB
R1
R2
!i10b 1
!s100 4`8dBYDdl=9NAzN7gYDX<2
R3
I8eaVXL3[SPl>i=g`Hhkbf0
S1
R0
w1608183080
8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/RTG4FCCCECALIB_C0/RTG4FCCCECALIB_C0_0/RTG4FCCCECALIB_C0_RTG4FCCCECALIB_C0_0_RTG4FCCCECALIB.v
FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/RTG4FCCCECALIB_C0/RTG4FCCCECALIB_C0_0/RTG4FCCCECALIB_C0_RTG4FCCCECALIB_C0_0_RTG4FCCCECALIB.v
!i122 282
L0 5 266
R5
R6
r1
!s85 0
31
R7
!s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/RTG4FCCCECALIB_C0/RTG4FCCCECALIB_C0_0/RTG4FCCCECALIB_C0_RTG4FCCCECALIB_C0_0_RTG4FCCCECALIB.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/RTG4FCCCECALIB_C0/RTG4FCCCECALIB_C0_0/RTG4FCCCECALIB_C0_RTG4FCCCECALIB_C0_0_RTG4FCCCECALIB.v|
!s101 -O0
!i113 1
R8
R9
n@r@t@g4@f@c@c@c@e@c@a@l@i@b_@c0_@r@t@g4@f@c@c@c@e@c@a@l@i@b_@c0_0_@r@t@g4@f@c@c@c@e@c@a@l@i@b
vRTG4TPSRAM_C0
R1
R19
!i10b 1
!s100 QH`bi<jDjE;fRhKNo[D=61
R3
I@RL1:nbV9i1FXk_Ha;hZ11
S1
R0
Z41 w1608183084
8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/RTG4TPSRAM_C0/RTG4TPSRAM_C0.v
FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/RTG4TPSRAM_C0/RTG4TPSRAM_C0.v
!i122 275
L0 56 67
R5
R6
r1
!s85 0
31
R20
!s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/RTG4TPSRAM_C0/RTG4TPSRAM_C0.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/RTG4TPSRAM_C0/RTG4TPSRAM_C0.v|
!s101 -O0
!i113 1
R8
R9
n@r@t@g4@t@p@s@r@a@m_@c0
vRTG4TPSRAM_C0_RTG4TPSRAM_C0_0_RTG4TPSRAM
R1
R19
!i10b 1
!s100 QWggfYL3FM6e9WBHHk:iP1
R3
I<KY6BZc7nKg=2Y;T^V<9]2
S1
R0
R41
8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/RTG4TPSRAM_C0/RTG4TPSRAM_C0_0/RTG4TPSRAM_C0_RTG4TPSRAM_C0_0_RTG4TPSRAM.v
FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/RTG4TPSRAM_C0/RTG4TPSRAM_C0_0/RTG4TPSRAM_C0_RTG4TPSRAM_C0_0_RTG4TPSRAM.v
!i122 274
L0 5 51
R5
R6
r1
!s85 0
31
R20
!s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/RTG4TPSRAM_C0/RTG4TPSRAM_C0_0/RTG4TPSRAM_C0_RTG4TPSRAM_C0_0_RTG4TPSRAM.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/RTG4TPSRAM_C0/RTG4TPSRAM_C0_0/RTG4TPSRAM_C0_RTG4TPSRAM_C0_0_RTG4TPSRAM.v|
!s101 -O0
!i113 1
R8
R9
n@r@t@g4@t@p@s@r@a@m_@c0_@r@t@g4@t@p@s@r@a@m_@c0_0_@r@t@g4@t@p@s@r@a@m
vRTG4UPROM
R1
R30
!i10b 1
!s100 CJ?>m:N1ggW_?h@KXBNIO1
R3
Iom>8B;37IeBGDPAe`bJ=e3
S1
R0
Z42 w1608009670
Z43 8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/Actel/SgCore/RTG4UPROM/2.1.100/uprom_trans.v
Z44 FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/Actel/SgCore/RTG4UPROM/2.1.100/uprom_trans.v
!i122 288
L0 9 18
R5
R6
r1
!s85 0
31
R25
Z45 !s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/Actel/SgCore/RTG4UPROM/2.1.100/uprom_trans.v|
Z46 !s90 -reportprogress|300|-sv|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/Actel/SgCore/RTG4UPROM/2.1.100/uprom_trans.v|
!s101 -O0
!i113 1
R8
R9
n@r@t@g4@u@p@r@o@m
vRTG4UPROM_ADDR_TRANS
R1
R30
!i10b 1
!s100 hQ3K[zJc^H[7:5Nb36W2n2
R3
I^SW^o0K9`cNRG^PmCDE]W0
S1
R0
R42
R43
R44
!i122 288
L0 1 7
R5
R6
r1
!s85 0
31
R25
R45
R46
!s101 -O0
!i113 1
R8
R9
n@r@t@g4@u@p@r@o@m_@a@d@d@r_@t@r@a@n@s
vRTG4UPROM_C0
R1
R30
!i10b 1
!s100 Aj>XdH<lfhnCFQa76Z[fK0
R3
IK`9[PYC]LH7le2RIU5AJP3
S1
R0
w1608183115
8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/RTG4UPROM_C0/RTG4UPROM_C0.v
FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/RTG4UPROM_C0/RTG4UPROM_C0.v
!i122 289
L0 22 54
R5
R6
r1
!s85 0
31
R31
!s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/RTG4UPROM_C0/RTG4UPROM_C0.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/RTG4UPROM_C0/RTG4UPROM_C0.v|
!s101 -O0
!i113 1
R8
R9
n@r@t@g4@u@p@r@o@m_@c0
vtop
R1
R30
!i10b 1
!s100 B>gcn^AOkJ`^aiVRLkG`l1
R3
ICTBWXfVUC5C4Dm5][L2Ve2
S1
R0
w1608183142
8C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/top/top.v
FC:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/top/top.v
!i122 291
L0 9 209
R5
R6
r1
!s85 0
31
R31
!s107 C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/top/top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/WFH_Tasks/RTG4_v12.6_Updates/AC454_SRAM_VHDL/Libero_Project/component/work/top/top.v|
!s101 -O0
!i113 1
R8
R9
