///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
//----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

/*
 * Copyright (C) 2026 Microchip Technology Inc. and its subsidiaries.
 * All rights reserved.
 * Subject to your compliance with the conditions set forth herein,
 * redistribution and use in source and binary forms, with or without
 * modification, are permitted.
 *
 * 1. Redistributions of source code must retain the above copyright notice,
 *    this list of conditions and the following disclaimer.
 *
 * 2. Redistributions in binary form must reproduce the above copyright notice,
 *    this list of conditions and the following disclaimer in the documentation
 *    and/or other materials provided with the distribution.
 *
 * 3. Neither Microchip's name nor the names of any contributors may be used to
 *    endorse or promote products derived from this software without specific
 *    prior written permission.
 *
 * THIS SOFTWARE IS SUPPLIED "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED
 * OR STATUTORY, APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED WARRANTIES OF
 * NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE.
 *
 * IN NO EVENT WILL MICROCHIP OR ANY CONTRIBUTORS BE LIABLE FOR ANY INDIRECT,
 * SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE
 * OF ANY KIND WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF
 * ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE.
 */
//-------------------------------------------------------------------------
// Title      : Gate_control.v
// Created    : November-2017
// Description : Double flop synchronizer
//               
// Hierarchy   :
//                
//                Top_Level
//                 -- Fabric_LSRAM_USRAM_MACC
//                  -- Gate_control.v           		   <-- This module
//
// Target device: <Family:PolarFire> <Die:MPF300TS_ES> <Pkg:FCG1152>
//-------------------------------------------------------------------

//`timescale <time_units> / <precision>

module Gate_control( clk, rstn, gate_en_in, gate_en_out);
input clk;
input rstn;
input gate_en_in;
output gate_en_out;

//<statements>

reg gate_en_reg1, gate_en_reg2;

always @ (posedge clk or negedge rstn) begin
    if(rstn == 1'b0) begin
        gate_en_reg1 <= 1'b0;
        gate_en_reg2 <= 1'b0;
    end
    else if (gate_en_in) begin 
        gate_en_reg1 <= 1'b1;
        gate_en_reg2 <= gate_en_reg1;
    end
    else begin
        gate_en_reg1 <= 1'b0;
        gate_en_reg2 <= gate_en_reg1;
    end
end

assign gate_en_out = gate_en_reg2;

endmodule

