///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
//------------------------------------------------------------------------------------------------------------------------------------------------------

/*
 * Copyright (C) 2026 Microchip Technology Inc. and its subsidiaries.
 * All rights reserved.
 * Subject to your compliance with the conditions set forth herein,
 * redistribution and use in source and binary forms, with or without
 * modification, are permitted.
 *
 * 1. Redistributions of source code must retain the above copyright notice,
 *    this list of conditions and the following disclaimer.
 *
 * 2. Redistributions in binary form must reproduce the above copyright notice,
 *    this list of conditions and the following disclaimer in the documentation
 *    and/or other materials provided with the distribution.
 *
 * 3. Neither Microchip's name nor the names of any contributors may be used to
 *    endorse or promote products derived from this software without specific
 *    prior written permission.
 *
 * THIS SOFTWARE IS SUPPLIED "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED
 * OR STATUTORY, APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED WARRANTIES OF
 * NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE.
 *
 * IN NO EVENT WILL MICROCHIP OR ANY CONTRIBUTORS BE LIABLE FOR ANY INDIRECT,
 * SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE
 * OF ANY KIND WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF
 * ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE.
 */
//-------------------------------------------------------------------
// Title        : mult18x18.v
// Created      : November-2017
// Description  : This module invokes PolarFire mathblock using RTL inference 
// Hierarchy    :
//                
//                Top_Level
//                 -- Fabric_LSRAM_USRAM_MACC
//                  -- fabric_logic.v              
//                   -- MACC_cascaded.v          
//                    -- mult18x18.v                      <-- This module       
//
// Target device: <Family:PolarFire> <Die:MPF300TS_ES> <Pkg:FCG1152>
//-------------------------------------------------------------------
module mult18x18(input signed[17 : 0] in1,      //input data 1 
                 input signed[17 : 0] in2,      //input data 2
                 input signed[17 : 0] in3,      //input data3
                 input clk,                     //input clock
                 input rst,                     //input reset
                 output reg signed[47 : 0] out1 //output data
                )/* synthesis syn_preserve=1 */;
  
  //Attribute added for avoiding pruning of logic
  reg signed[17 : 0] in1_reg;
  reg signed[17 : 0] in2_reg;
  reg signed[17 : 0] in3_reg;
  wire signed[18 : 0] pre_sum;
  assign pre_sum = in1_reg + in2_reg;
  
  // 18*18 multiplier
  always@(posedge clk)
    begin
      if (!rst)
        begin
          in1_reg <= 18'b0;
          in2_reg <= 18'b0;
          in3_reg <= 18'b0;
          out1 <= 48'b0;
        end
      else
        begin
          in1_reg <= in1;
          in2_reg <= in2;
          in3_reg <= in3;
          out1 <= pre_sum * in3_reg;
        end
    end
endmodule
