   1              		.file	"hal_irq.c"
   2              		.option nopic
   3              		.attribute arch, "rv32i2p0_m2p0_c2p0"
   4              		.attribute unaligned_access, 0
   5              		.attribute stack_align, 16
   6              		.text
   7              	.Ltext0:
   8              		.cfi_sections	.debug_frame
   9              		.comm	MRV_LOCAL_IRQn_Type,4,4
  10              		.section	.text.MRV_enable_interrupts,"ax",@progbits
  11              		.align	1
  13              	MRV_enable_interrupts:
  14              	.LFB14:
  15              		.file 1 "C:\\Work_Folder_Akhil\\Q4_2024_2025\\Display_Port_TX_web_release\\Final\\NEW_MIV\\softcon
   1:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** /*******************************************************************************
   2:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****  * Copyright 2019 Microchip FPGA Embedded Systems Solutions.
   3:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****  *
   4:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****  * SPDX-License-Identifier: MIT
   5:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****  * 
   6:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****  * @file miv_rv32_hal.h
   7:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****  * @author Microchip FPGA Embedded Systems Solutions
   8:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****  * @brief Hardware Abstraction Layer functions for Mi-V soft processors
   9:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****  *
  10:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****  */
  11:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
  12:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** /*=========================================================================*//**
  13:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   @mainpage MIV_RV32 Hardware Abstraction Layer
  14:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
  15:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   ==============================================================================
  16:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   Introduction
  17:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   ==============================================================================
  18:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   This document describes the Hardware Abstraction Layer (HAL) for the MIV_RV32 
  19:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   Soft IP Core. This release of the HAL corresponds to the Soft IP core MIV_RV32
  20:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   v3.1 release. It also supports earlier versions of the MIV_RV32 as well as the 
  21:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   legacy RV32 IP cores.
  22:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   The preprocessor macros provided with the MIV_RV32 HAL are used to customize 
  23:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   it to target the Soft Processor IP version being used in your project.
  24:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
  25:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   The term "MIV_RV32" represents following two cores:    
  26:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     - MIV_RV32 v3.0 and later (the latest and greatest Mi-V soft processor)      
  27:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     - MIV_RV32IMC v2.1 (MIV_RV32 v3.0 is a drop in replacement for this core)
  28:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   It is highly recommended to migrate your design to MIV_RV32 v3.1
  29:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****  
  30:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   The term, Legacy RV32 IP cores, represents following IP cores:    
  31:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     - MIV_RV32IMA_L1_AHB     
  32:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     - MIV_RV32IMA_L1_AXI     
  33:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     - MIV_RV32IMAF_L1_AHB
  34:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
  35:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   These legacy RV32 IP cores are deprecated. It is highly recommended to migrate
  36:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   your designs to MIV_RV32 v3.1 (and subsequent IP releases) for the latest 
  37:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   enhancements, bug fixes, and support.
  38:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
  39:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   --------------------------------
  40:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   MIV_RV32 V3.1
  41:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   --------------------------------
  42:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   This is the latest release of the MIV_RV32 Soft IP core. For more details, see
  43:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   the MIV_RV32 User [Guide](https://www.microchip.com/en-us/products/fpgas-and-plds/ip-core-tools/m
  44:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
  45:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   The MIV_RV32 Core and this document use the following terms:
  46:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
  47:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   --------------------------------
  48:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     - SUBSYS - Processor Subsystem for RISC-V
  49:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     - OPSRV - Offload Processor Subsystem for RISC-V
  50:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     - GPR - General Purpose Registers
  51:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     - MGECIE - Machine GPR ECC Correctable Interrupt Enable
  52:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     - MGEUIE - Machine GPR ECC Uncorrectable Interrupt Enable
  53:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     - MTIE - Machine Timer Interrupt Enable
  54:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     - MEIE - Machine External Interrupt Enable
  55:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     - MSIE - Machine Software Interrupt Enable
  56:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     - ISR - Interrupt Service Routine
  57:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
  58:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   ==============================================================================
  59:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   Customizing MIV_RV32 HAL
  60:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   ==============================================================================
  61:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   To use the HAL with older releases of MIV_RV32 preprocessor, macros have been
  62:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   provided. Using these macros, any of the IP version is targeted. The HAL is used
  63:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   to target the mentioned platforms by adding the following macros in Project
  64:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   Properties > C/C++ Build > Settings > Preprocessor available in the Assembler
  65:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   and Compiler settings. The following table shows the macros corresponding to the
  66:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   MIV Core being used in your libero project. By default, the HAL targets v3.1 of
  67:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   the IP core and no macros need to be set for this configutation.
  68:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   
  69:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   | Libero MI-V Soft IP Version | SoftConsole Macro |
  70:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   |-----------------------------|-------------------|
  71:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   |       MIV_RV32 v3.1       |  no macro required  |
  72:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   |       MIV_RV32 v3.0       |    MIV_CORE_V3_0    |
  73:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   |     Legacy RV32 Cores     |    MIV_LEGACY_RV32  |
  74:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
  75:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   --------------------------------
  76:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   Interrupt Handling
  77:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   --------------------------------
  78:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   The MIE Register is defined as a enum in the HAL, and the table below is used 
  79:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   as a reference when the vectored interrupts are enabled in the GUI core
  80:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   configurator.
  81:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****  
  82:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   The MIE register is a RISC-V Control and Status Register (CSR), which stands
  83:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   for the Machine Interrupt Enable. This is used to enable the machine mode
  84:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   interrupts in the MIV_RV32 hart. Refer to the RISC-V Priv spec for more details.
  85:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   
  86:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   The following table shows the trap entry addresses when an interrupt occurs and
  87:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   the vectored interrupts are enabled in the GUI configurator.
  88:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   
  89:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   | MIE Register Bit  | Interrupt Enable | Vector Address |
  90:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   |-------------------|------------------|----------------|
  91:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   |        31         |     MSYS_IE7     |  mtvec.BASE + 0x7C   |
  92:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   |        30         |     MSYS_IE6     |  mtvec.BASE + 0x78   |
  93:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   |        29         |     MSYS_IE5     |  mtvec.BASE + 0x74   |
  94:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   |        28         |     MSYS_IE4     |  mtvec.BASE + 0x70   |
  95:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   |        27         |     MSYS_IE3     |  mtvec.BASE + 0x6C   |
  96:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   |        26         |     MSYS_IE2     |  mtvec.BASE + 0x68   |
  97:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   |        25         |     MSYS_IE1     |  mtvec.BASE + 0x64   |
  98:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   |        24         |     MSYS_IE0     |  mtvec.BASE + 0x60   |
  99:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   |        23         |    SUBSYS_EI     |  mtvec.BASE + 0x5C   |
 100:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   |        22         |     SUBSYSR      |  mtvec.BASE + 0x58   |
 101:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   |        17         |      MGECIE      |  mtvec.BASE + 0x44   |
 102:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   |        16         |      MGEUIE      |  mtvec.BASE + 0x40   |
 103:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   |        11         |       MEIE       |  mtvec.BASE + 0x2C   |
 104:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   |         7         |       MTIE       |  mtvec.BASE + 0x1C   |
 105:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   |         3         |       MSIE       |  mtvec.BASE + 0x0C   |
 106:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 107:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   
 108:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   For changes in MIE register map, see the [MIE Register Map for MIV_RV32 v3.0]
 109:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   (#mie-register-map-for-miv_rv32-v3.0) section. 
 110:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   
 111:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   SUBSYSR is currently not being used by the core and is Reserved for future use.
 112:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 113:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   The mtvec.BASE field corresponds to the bits [31:2], where mtvec stands for 
 114:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   Machine Trap Vector, and all traps set the PC to the value stored in the 
 115:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   mtvec.BASE field when in Non-Vectored mode. In this case, a generic trap 
 116:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   handler is as an interrupt service routine.
 117:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 118:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   When Vectored interrupts are enabled, use this formula to calculate the trap
 119:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   address: (mtvec.BASE + 4*cause), where cause comes from the mcause CSR. The 
 120:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   mcause register is written with a code indicating the event that caused the trap.
 121:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   For more details, see the RISC-V priv specification. 
 122:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 123:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   The MIV_RV32 Soft IP core does not contain a Platfrom Level Interrup Controller 
 124:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   (PLIC). It is advised to use the PLIC contained within the MIV_ESS sub-system.
 125:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   Connect the PLIC interrupt output of the MIV_ESS to the EXT_IRQ pin on the 
 126:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   MIV_RV32.
 127:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 128:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   The following table is the MIE register map for the MIV_RV32 Core V3.0. It only
 129:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   highlights the differences between the V3.0 and V3.1 of the core.
 130:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 131:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   --------------------------------
 132:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   MIE Register Map for MIV_RV32 V3.0 
 133:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   --------------------------------
 134:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****    
 135:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   | MIE Register Bit  | Target Interrupt | Vector Address |
 136:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   |-------------------|------------------|----------------|
 137:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   |        31         |    Not in use    |   top table   |
 138:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   |        30         |     SUBSYS_EI    |  addr + 0x78   |
 139:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   |        23         |    Not in use    |   Not in use   |
 140:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   |        22         |    Not in use    |   Not in use   |
 141:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 142:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   Other interrupt bit postions like the MGEUIE and MSYS_IE5 to MSYS_IE0 remain 
 143:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   unchanged.
 144:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 145:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   --------------------------------
 146:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   Floating Point Interrupt Support
 147:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   --------------------------------
 148:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   When an interrupt is taken and Floating Point instructions are used in the 
 149:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   ISR, the floating point register context must be saved to resume the application
 150:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   correctly. To use this feature, enable the provided macro in the 
 151:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   Softconsole build settings.
 152:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   This feature is turned off by default as it adds overhead which is not required 
 153:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   when the ISR does not use FP insturctions and saving the general purpose 
 154:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   register context is sufficient.
 155:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 156:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   |       Macro Name       |                    Definition                     |
 157:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   |--------------------------|-------------------------------------------------|
 158:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   |    MIV_FP_CONTEXT_SAVE   |     Define to save the FP register file         |
 159:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 160:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   
 161:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   --------------------------------
 162:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   SUBSYS - SubSystem for RISC-V
 163:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   --------------------------------
 164:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   SUBSYS stands for SubSystem for RISC-V. Refer to the MIV_RV32 v3.1 Handbook for
 165:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   more details.  
 166:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   NOTE: This was previously (MIV_RV32 v3.0) known as OPSRV, which stands for 
 167:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   "Offload Processor Subsystem for RISC-V". See the earlier versions of the 
 168:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   handbook for more details. The MIV_RV32 HAL now uses SUBSYS instead of OPSRV.
 169:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 170:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****  *//*=========================================================================*/
 171:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #ifndef RISCV_HAL_H
 172:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define RISCV_HAL_H
 173:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 174:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #include "miv_rv32_regs.h"
 175:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #include "miv_rv32_plic.h"
 176:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #include "miv_rv32_assert.h"
 177:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #include "miv_rv32_subsys.h"
 178:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 179:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #ifndef LEGACY_DIR_STRUCTURE
 180:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #include "../../boards/polarfire-video-kit/fpga_design_config/fpga_design_config.h"
 181:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #else
 182:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #include "hw_platform.h"
 183:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #endif  /*LEGACY_DIR_STRUCTURE*/
 184:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 185:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #ifdef __cplusplus
 186:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** extern "C" {
 187:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #endif
 188:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** /*-------------------------------------------------------------------------*//**
 189:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   SUBSYS Backwards Compatibility 
 190:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   =======================================
 191:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   For application code using the older macro names and API functions, these macros
 192:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   act as a compatibility layer and applications which use OPSRV API features work 
 193:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   due to these macro definitions. However, it is adviced to update your
 194:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   application code to use the SUBSYS macros and API functions.
 195:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****    
 196:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   |      Macro Name         |       Now Called         |
 197:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   |-------------------------|--------------------------|
 198:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   | OPSRV_TCM_ECC_CE_IRQ    | SUBSYS_TCM_ECC_CE_IRQ    | 
 199:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   | OPSRV_TCM_ECC_UCE_IRQ   | SUBSYS_TCM_ECC_UCE_IRQ   | 
 200:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   | OPSRV_AXI_WR_RESP_IRQ   | SUBSYS_AXI_WR_RESP_IRQ   | 
 201:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   | MRV32_MSYS_OPSRV_IRQn   | MRV32_SUBSYS_IRQn        | 
 202:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   | MRV32_opsrv_enable_irq  | MRV32_subsys_enable_irq  | 
 203:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   | MRV32_opsrv_disable_irq | MRV32_subsys_disable_irq | 
 204:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   | MRV32_opsrv_clear_irq   | MRV32_subsys_clear_irq   | 
 205:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   | OPSRV_IRQHandler        | SUBSYS_IRQHandler        |
 206:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****  */
 207:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 208:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** /*-------------------------------------------------------------------------*//**
 209:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   MTIME Timer Interrupt Constants
 210:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   =======================================
 211:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   These values contain the register addresses for the registers used by the 
 212:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   machine timer interrupt
 213:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 214:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   MTIME_PRESCALER is not defined on the MIV_RV32IMC v2.0 and v2.1. By using this
 215:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   definition the system crashes. For those core, use the following definition:
 216:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 217:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   #define MTIME_PRESCALER              100u
 218:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 219:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   MTIME and MTIMECMP
 220:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   --------------------------------
 221:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   MIV_RV32 core offers flexibility in terms of generating MTIME and MTIMECMP 
 222:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   registers internal to the core or using external time reference. There four
 223:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   possible combinations:
 224:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 225:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   - Internal MTIME and Internal MTIME IRQ enabled Generate the MTIME and MTIMECMP
 226:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   registers internally. (The only combination available on legacy RV32 cores)
 227:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 228:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   - Internal MTIME enabled and Internal MTIME IRQ disabled Generate the MTIME 
 229:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   internally and have a timer interrupt input to the core as external pin. In 
 230:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   this case, 1 pin port will be available on MIV_RV32 for timer interrupt.
 231:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 232:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   - When the internal MTIME is disabled, and the Internal MTIME IRQ is enabled, the
 233:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   system generates the time value externally and generates the mtimecmp and 
 234:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   interrupt internally (for example, a multiprocessor system with a shared time 
 235:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   between all cores). In this case, a 64-bit port is available on the MIV_RV32 
 236:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   core as input.
 237:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 238:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   - Internal MTIME and Internal MTIME IRQ disabled Generate both the time and 
 239:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   timer interrupts externally. In this case a 64 bit port will be available on 
 240:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   the MIV_RV32 core as input, and a 1 pin port will be available for timer 
 241:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   interrupt.
 242:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 243:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   To handle all these combinations in the firmware, the following constants must 
 244:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   be defined in accordance with the configuration that you have made on your 
 245:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   MIV_RV32 core design.
 246:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 247:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   MIV_RV32_EXT_TIMER
 248:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   --------------------------------
 249:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   When defined, it means that the MTIME register is not available internal to 
 250:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   the core. In this case, a 64 bit port will be available on the MIV_RV32 core as
 251:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   input. When this macro is not defined, it means that the MTIME register is 
 252:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   available internally to the core.
 253:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 254:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   MIV_RV32_EXT_TIMECMP
 255:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   --------------------------------
 256:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   When defined, it means the MTIMECMP register is not available internally to 
 257:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   the core and the Timer interrupt input to the core comes as an external pin. 
 258:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   When this macro is not defined it means the that MTIMECMP register exists 
 259:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   internal to the core and that the timer interrupt is generated internally.
 260:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 261:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** NOTE: All these macros must not be defined if you are using a MIV_RV32 core.
 262:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****  */
 263:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 264:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define OPSRV_TCM_ECC_CE_IRQ                SUBSYS_TCM_ECC_CE_IRQ
 265:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define OPSRV_TCM_ECC_UCE_IRQ               SUBSYS_TCM_ECC_UCE_IRQ
 266:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define OPSRV_AXI_WR_RESP_IRQ               SUBSYS_AXI_WR_RESP_IRQ
 267:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define MRV32_MSYS_OPSRV_IRQn               MRV32_SUBSYS_IRQn
 268:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define MRV32_opsrv_enable_irq              MRV32_subsys_enable_irq
 269:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define MRV32_opsrv_disable_irq             MRV32_subsys_disable_irq
 270:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define MRV32_opsrv_clear_irq               MRV32_subsys_clear_irq
 271:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define OPSRV_IRQHandler                    SUBSYS_IRQHandler
 272:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 273:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** /*-------------------------------------------------------------------------*//**
 274:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   External IRQ
 275:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   =======================================
 276:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   Return value from External IRQ handler. This is used to disable the
 277:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   External Interrupt.
 278:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   
 279:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   | Macro Name  | Value |  Description|
 280:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   |-------------------|--------|----------------|
 281:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   | EXT_IRQ_KEEP_ENABLED  |    0    |  Keep external interrupts enabled |
 282:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   | EXT_IRQ_DISABLE       |    1    |  Disable external interrupts      |
 283:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****  */
 284:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define EXT_IRQ_KEEP_ENABLED                0U
 285:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define EXT_IRQ_DISABLE                     1U
 286:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 287:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define MTIME_DELTA                     5
 288:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #ifdef MIV_LEGACY_RV32
 289:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define MSIP                            (*(uint32_t*)0x44000000UL)
 290:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define MTIMECMP                        (*(uint32_t*)0x44004000UL)
 291:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define MTIMECMPH                       (*(uint32_t*)0x44004004UL)
 292:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define MTIME                           (*(uint32_t*)0x4400BFF8UL)
 293:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define MTIMEH                          (*(uint32_t*)0x4400BFFCUL)
 294:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 295:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** /* To maintain backward compatibility with FreeRTOS config code */
 296:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define PRCI_BASE                       0x44000000UL
 297:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #else /* MIV_LEGACY_RV32 */
 298:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 299:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** /* To maintain backward compatibility with FreeRTOS config code */
 300:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define PRCI_BASE                       0x02000000UL
 301:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 302:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #ifndef MIV_RV32_EXT_TIMECMP
 303:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define MTIMECMP                        (*(volatile uint32_t*)0x02004000UL)
 304:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define MTIMECMPH                       (*(volatile uint32_t*)0x02004004UL)
 305:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #else
 306:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define MTIMECMP                        (0u)
 307:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define MTIMECMPH                       (0u)
 308:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #endif
 309:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 310:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define MTIME_PRESCALER                 (*(volatile uint32_t*)0x02005000UL)
 311:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 312:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #ifndef MIV_RV32_EXT_TIMER
 313:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define MTIME                           (*(volatile uint32_t*)0x0200BFF8UL)
 314:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define MTIMEH                          (*(volatile uint32_t*)0x0200BFFCUL)
 315:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 316:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** /***************************************************************************//**
 317:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   MIMPID Register
 318:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   The MIMPID register is a RISC-V Control and Status Register In the v3.0 of 
 319:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   MIV_RV32, the value of `MIMPID = 0x000540AD`. In the v3.1 of MIV_RV32, the 
 320:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   value if `MIMPID = 0xE5010301` corresponding to (E)mbedded (5)ystem(01) core 
 321:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   version (03).(01) this terminology will be followed in the subsequent releases 
 322:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   of the core read the csr value and store it in a varible which may be used to 
 323:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   check the MIV_RV32 core version during runtime.
 324:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 325:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   Future releases of the core will increment the 03 and 01 as major and minor 
 326:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   releases respectively and the register can be read at runtime to find the 
 327:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   Soft IP core version.
 328:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 329:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   |  Core Version  |  Register  |  Value  |  Notes  |
 330:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   |----------------|------------|---------|---------|
 331:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   |  MIV_RV32 V3.1  |  mimpid |   0xE5010301  | implimentation ID |
 332:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   |  MIV_RV32 V3.0  |  mimpid |   0x000540AD  | implimentation ID |
 333:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****  */
 334:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define MIMPID                          read_csr(mimpid)
 335:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 336:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** /*Used as a mask to read and write to mte mtvec.BASE address*/
 337:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define MTVEC_BASE_ADDR_MASK            0xFFFFFFFC
 338:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 339:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #else
 340:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define MTIME                           (0u)
 341:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define MTIMEH                          (0u)
 342:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #endif  /*MIV_RV32_EXT_TIMER*/
 343:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 344:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** /*-------------------------------------------------------------------------*//**
 345:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   RISC-V Specification Interrupts
 346:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   =======================================
 347:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   These definitions are provided for easy identification of the interrupt
 348:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   in the MIE/MIP registers.
 349:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   Apart from the standard software, timer, and external interrupts, the names
 350:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   of the additional interrupts correspond to the names as used in the MIV_RV32
 351:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   handbook. Please refer the MIV_RV32 handbook for more details.
 352:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****  
 353:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   All the interrups, provided by the MIV_RV32 core, following table shows the 
 354:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   interrupt priority order and register description as mentioned in the RISC-V spec.
 355:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 356:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   | Macro Name  | Value |  Description|
 357:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   |-------------------|--------|----------------|
 358:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   | MRV32_SOFT_IRQn   | MIE_3_IRQn  |  Software interrupt enable  |
 359:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   | MRV32_TIMER_IRQn  | MIE_7_IRQn  |  Timer interrupt enable     |
 360:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   | MRV32_EXT_IRQn    | MIE_11_IRQn |  External interrupt enable  |
 361:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 362:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****  */
 363:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define MRV32_SOFT_IRQn                 MIE_3_IRQn
 364:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define MRV32_TIMER_IRQn                MIE_7_IRQn
 365:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define MRV32_EXT_IRQn                  MIE_11_IRQn
 366:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 367:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** /*-------------------------------------------------------------------------*//**
 368:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   BootROM
 369:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   =================================
 370:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   When BootROM is enabled, on reset, the core copies data from a memory mapped
 371:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   source memory into a destination memory location and then the core boots from
 372:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   the destination memory location. The source start or end addresses and the
 373:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   destination start address can be provided through GUI inputs. If the 
 374:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   Reconfigurable option is enabled, then the addresses become software 
 375:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   reconfigurable, which can be used with a soft reset to reboot and run alternative
 376:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   code. The source and destination memory must be a memory mapped location 
 377:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   accessible by the core across the full transfer size.
 378:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   
 379:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   MTVEC address - By default, the mtvec.BASE is set at Reset Vector Address + 0x04.
 380:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   When the BootROM is enabled, the mtvec.BASE is set at destination address + 0x04.
 381:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   When using Reconfigurable BootROM, the MTVEC register needs to be defined 
 382:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   and programmed through software.
 383:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   
 384:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   Reset Behaviour - With the BootROM feature enabled, upon reset, the PC takes on
 385:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   the value of the BootROM dest_addr. When the BootROM is enabled, ensure that the
 386:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   boot code linker script matches the dest_addr, since booting starts from the
 387:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   destination_addr.
 388:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   
 389:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   BootROM Register Map:
 390:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   |  Name  |  Address  | Description |
 391:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   |--------|-----------|-------------|
 392:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   | src_start_addr     |0xA100| Core copies data beginning here       |
 393:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   | src_end_addr       |0xA104| Last address copied by BootROM        |
 394:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   | destination_addr   |0xA108| Destination memory beginning from here|
 395:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   
 396:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** */
 397:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 398:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define BOOTROM_START                    0x0000A100
 399:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define BOOTROM_END                      0x0000A104
 400:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define BOOTROM_DEST                     0x0000A108
 401:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 402:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** /***************************************************************************//**
 403:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   Interrupt numbers:
 404:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   This enum represents the interrupt enable bits in the MIE register.
 405:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****  */
 406:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** enum
 407:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** {
 408:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     MIE_0_IRQn  =  (0x01u),
 409:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     MIE_1_IRQn  =  (0x01u<<1u),
 410:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     MIE_2_IRQn  =  (0x01u<<2u),
 411:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     MIE_3_IRQn  =  (0x01u<<3u),         /*MSIE 0xC*/
 412:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     MIE_4_IRQn  =  (0x01u<<4u),
 413:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     MIE_5_IRQn  =  (0x01u<<5u),
 414:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     MIE_6_IRQn  =  (0x01u<<6u),
 415:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     MIE_7_IRQn  =  (0x01u<<7u),         /*MTIE 0x1C*/
 416:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     MIE_8_IRQn  =  (0x01u<<8u),
 417:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     MIE_9_IRQn  =  (0x01u<<9u),
 418:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     MIE_10_IRQn =  (0x01u<<10u),
 419:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     MIE_11_IRQn =  (0x01u<<11u),        /*MEIE 0x2C*/
 420:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     MIE_12_IRQn =  (0x01u<<12u),
 421:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     MIE_13_IRQn =  (0x01u<<13u),
 422:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     MIE_14_IRQn =  (0x01u<<14u),
 423:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     MIE_15_IRQn =  (0x01u<<15u),
 424:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     MIE_16_IRQn =  (0x01u<<16u),        /*MGEUIE ECC Uncorrectable 0x40*/
 425:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     MIE_17_IRQn =  (0x01u<<17u),        /*MGECIE ECC Correctable 0x44*/
 426:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     MIE_18_IRQn =  (0x01u<<18u),
 427:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     MIE_19_IRQn =  (0x01u<<19u),
 428:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     MIE_20_IRQn =  (0x01u<<20u),
 429:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     MIE_21_IRQn =  (0x01u<<21u),
 430:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     MIE_22_IRQn =  (0x01u<<22u),        /*SUBSYSR 0x58 (R)eserved*/        
 431:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     MIE_23_IRQn =  (0x01u<<23u),        /*SUBSYS_IE 0x5C for MIV_RV32 v3.1*/      
 432:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     MIE_24_IRQn =  (0x01u<<24u),        /*MSYS_IE0 0x60*/
 433:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     MIE_25_IRQn =  (0x01u<<25u),        /*MSYS_IE1 0x64*/
 434:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     MIE_26_IRQn =  (0x01u<<26u),        /*MSYS_IE2 0x68*/
 435:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     MIE_27_IRQn =  (0x01u<<27u),        /*MSYS_IE3 0x6C*/
 436:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     MIE_28_IRQn =  (0x01u<<28u),        /*MSYS_IE4 0x70*/        
 437:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     MIE_29_IRQn =  (0x01u<<29u),        /*MSYS_IE5 0x74*/
 438:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     MIE_30_IRQn =  (0x01u<<30u),        /*MSYS_IE6 0x78, read comment below*/
 439:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     MIE_31_IRQn =  (0x01u<<31u)         /*MSYS_IE7 0x7C*/
 440:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** } MRV_LOCAL_IRQn_Type;
 441:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 442:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define MRV32_MGEUIE_IRQn               MIE_16_IRQn
 443:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define MRV32_MGECIE_IRQn               MIE_17_IRQn
 444:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define MRV32_MSYS_EIE0_IRQn            MIE_24_IRQn
 445:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define MRV32_MSYS_EIE1_IRQn            MIE_25_IRQn
 446:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define MRV32_MSYS_EIE2_IRQn            MIE_26_IRQn
 447:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define MRV32_MSYS_EIE3_IRQn            MIE_27_IRQn
 448:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define MRV32_MSYS_EIE4_IRQn            MIE_28_IRQn
 449:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define MRV32_MSYS_EIE5_IRQn            MIE_29_IRQn
 450:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #ifndef MIV_RV32_V3_0 /*For MIV_RV32 v3.1*/
 451:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define MRV32_SUBSYSR_IRQn              MIE_22_IRQn
 452:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define MRV32_SUBSYS_IRQn               MIE_23_IRQn
 453:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define MRV32_MSYS_EIE6_IRQn            MIE_30_IRQn
 454:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define MRV32_MSYS_EIE7_IRQn            MIE_31_IRQn
 455:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #else
 456:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #define MRV32_SUBSYS_IRQn               MIE_30_IRQn
 457:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #endif /*MIV_RV32_V3_0*/
 458:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 459:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** /*--------------------------------Public APIs---------------------------------*/
 460:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 461:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** /***************************************************************************//**
 462:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   The MRV32_clear_gpr_ecc_errors() function clears single bit ECC errors on the 
 463:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   GPRs. The ECC block does not write back corrected data to memory. Hence, when 
 464:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   ECC is enabled for the GPRs and if that data has a single bit error then the 
 465:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   data coming out of the ECC block is corrected and will not have the error, but 
 466:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   the data source will still have the error. Therefore, if data has a single bit
 467:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   error, then the corrected data must be written back to prevent the single bit
 468:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   error from becoming a double bit error. Clear the pending interrupt bit after 
 469:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   this using MRV32_mgeci_clear_irq() function to complete the ECC error handling.
 470:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 471:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   @param
 472:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   This function does not take any parameters.
 473:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 474:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   @return
 475:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   This functions returns the CORE_GPR_DED_RESET_REG bit value.
 476:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   */
 477:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** static inline void MRV32_clear_gpr_ecc_errors(void)
 478:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** {
 479:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     uint32_t temp;
 480:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 481:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     __asm__ __volatile__ (
 482:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "sw x31, %0"
 483:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             :"=m" (temp));
 484:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 485:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     __asm__ volatile (
 486:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x31, x1;"
 487:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x1, x31;"
 488:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 489:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x31, x2;"
 490:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x2, x31;"
 491:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 492:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x31, x3;"
 493:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x3, x31;"
 494:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 495:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x31, x4;"
 496:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x4, x31;"
 497:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 498:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x31, x5;"
 499:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x5, x31;"
 500:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 501:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x31, x6;"
 502:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x6, x31;"
 503:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 504:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x31, x7;"
 505:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x7, x31;"
 506:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 507:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x31, x8;"
 508:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x8, x31;"
 509:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 510:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x31, x9;"
 511:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x9, x31;"
 512:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 513:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x31, x10;"
 514:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x10, x31;"
 515:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 516:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x31, x11;"
 517:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x11, x31;"
 518:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 519:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x31, x12;"
 520:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x12, x31;"
 521:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 522:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x31, x13;"
 523:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x13, x31;"
 524:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 525:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x31, x14;"
 526:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x14, x31;"
 527:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 528:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x31, x15;"
 529:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x15, x31;"
 530:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 531:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x31, x16;"
 532:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x16, x31;"
 533:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 534:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x31, x17;"
 535:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x17, x31;"
 536:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 537:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x31, x18;"
 538:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x18, x31;"
 539:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 540:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x31, x19;"
 541:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x19, x31;"
 542:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 543:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x31, x20;"
 544:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x20, x31;"
 545:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 546:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x31, x21;"
 547:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x21, x31;"
 548:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 549:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x31, x22;"
 550:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x22, x31;"
 551:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 552:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x31, x23;"
 553:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x23, x31;"
 554:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 555:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x31, x24;"
 556:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x24, x31;"
 557:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 558:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x31, x25;"
 559:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x25, x31;"
 560:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 561:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x31, x26;"
 562:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x26, x31;"
 563:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 564:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x31, x27;"
 565:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x27, x31;"
 566:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 567:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x31, x28;"
 568:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x28, x31;"
 569:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 570:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x31, x29;"
 571:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x29, x31;"
 572:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 573:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x31, x30;"
 574:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "mv x30, x31;");
 575:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 576:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     __asm__ __volatile__ (
 577:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             "lw x31, %0;"
 578:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             :
 579:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****             :"m" (temp));
 580:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** }
 581:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 582:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 583:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** /***************************************************************************//**
 584:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   The MRV32_mgeui_clear_irq() function clears the GPR ECC Uncorrectable 
 585:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   Interrupt. MGEUI interrupt is available only when ECC is enabled in the MIV_RV32 
 586:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   IP configurator.
 587:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 588:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   @return
 589:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   This function does not return any value.
 590:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****  */
 591:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** static inline void MRV32_mgeui_clear_irq(void)
 592:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** {
 593:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     clear_csr(mip, MRV32_MGEUIE_IRQn);
 594:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** }
 595:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 596:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** /***************************************************************************//**
 597:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   The MRV32_mgeci_clear_irq() function clears the GPR ECC Correctable Interrupt
 598:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   MGECI interrupt is available only when ECC is enabled in the MIV_RV32 IP 
 599:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   configurator.
 600:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 601:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   @return 
 602:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   This function does not return any value.
 603:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****  */
 604:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** static inline void MRV32_mgeci_clear_irq(void)
 605:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** {
 606:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     clear_csr(mip, MRV32_MGECIE_IRQn);
 607:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** }
 608:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 609:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** /***************************************************************************//**
 610:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   The MRV_enable_local_irq() function enables the local interrupts. It takes a 
 611:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   mask value as input. For each set bit in the mask value, the corresponding 
 612:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   interrupt bit in the MIE register is enabled.
 613:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   
 614:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   MRV_enable_local_irq( MRV32_SOFT_IRQn | MRV32_TIMER_IRQn | MRV32_EXT_IRQn |
 615:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****                         MRV32_MSYS_EIE0_IRQn |
 616:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****                         MRV32_MSYS_SUBSYS_IRQn);                
 617:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****  */
 618:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** static inline void MRV_enable_local_irq(uint32_t mask)
 619:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** {
 620:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     set_csr(mie, mask);
 621:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** }
 622:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 623:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** /***************************************************************************//**
 624:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   The MRV_disable_local_irq() function disables the local interrupts. It takes a 
 625:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   mask value as input. For each set bit in the mask value, the corresponding 
 626:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   interrupt bit in the MIE register is disabled.
 627:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   
 628:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   MRV_disable_local_irq( MRV32_SOFT_IRQn | MRV32_TIMER_IRQn | MRV32_EXT_IRQn |
 629:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****                          MRV32_MSYS_EIE0_IRQn |
 630:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****                          MRV32_MSYS_SUBSYS_IRQn);
 631:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****  */
 632:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** static inline void MRV_disable_local_irq(uint32_t mask)
 633:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** {
 634:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     clear_csr(mie, mask);
 635:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** }
 636:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** #endif /* MIV_LEGACY_RV32 */ 
 637:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 638:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** /***************************************************************************//**
 639:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   The MRV_enable_interrupts() function enables all interrupts by setting the
 640:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   machine mode interrupt enable bit in MSTATUS register.
 641:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 642:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   @param
 643:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   This function does not take any parameters.
 644:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 645:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   @return
 646:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   This functions returns the CORE_GPR_DED_RESET_REG bit value.
 647:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****  */
 648:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** static inline void MRV_enable_interrupts(void)
 649:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** {
  16              		.loc 1 649 1
  17              		.cfi_startproc
  18 0000 0111     		addi	sp,sp,-32
  19              		.cfi_def_cfa_offset 32
  20 0002 22CE     		sw	s0,28(sp)
  21              		.cfi_offset 8, -4
  22 0004 0010     		addi	s0,sp,32
  23              		.cfi_def_cfa 8, 0
  24              	.LBB2:
 650:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     set_csr(mstatus, MSTATUS_MIE);
  25              		.loc 1 650 5
  26              	 #APP
  27              	# 650 "C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p
   0              	
  28              		csrrs a5, mstatus, 8
  29              	# 0 "" 2
  30              	 #NO_APP
  31 000a 2326F4FE 		sw	a5,-20(s0)
  32              	.LBE2:
 651:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** }
  33              		.loc 1 651 1
  34 000e 0100     		nop
  35 0010 7244     		lw	s0,28(sp)
  36              		.cfi_restore 8
  37              		.cfi_def_cfa 2, 32
  38 0012 0561     		addi	sp,sp,32
  39              		.cfi_def_cfa_offset 0
  40 0014 8280     		jr	ra
  41              		.cfi_endproc
  42              	.LFE14:
  44              		.section	.text.MRV_disable_interrupts,"ax",@progbits
  45              		.align	1
  47              	MRV_disable_interrupts:
  48              	.LFB15:
 652:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 653:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** /***************************************************************************//**
 654:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   The MRV_disable_interrupts() function disables all interrupts by clearing the
 655:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   machine mode interrupt enable bit in MSTATUS register.
 656:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   @param
 657:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   This function does not take any parameters.
 658:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** 
 659:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   @return
 660:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****   This functions returns the CORE_GPR_DED_RESET_REG bit value.
 661:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****  */
 662:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** static inline void MRV_disable_interrupts(void)
 663:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** {
  49              		.loc 1 663 1
  50              		.cfi_startproc
  51 0000 0111     		addi	sp,sp,-32
  52              		.cfi_def_cfa_offset 32
  53 0002 22CE     		sw	s0,28(sp)
  54              		.cfi_offset 8, -4
  55 0004 0010     		addi	s0,sp,32
  56              		.cfi_def_cfa 8, 0
  57              	.LBB3:
 664:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     clear_csr(mstatus, MSTATUS_MPIE);
  58              		.loc 1 664 5
  59 0006 93070008 		li	a5,128
  60              	 #APP
  61              	# 664 "C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p
  62              		csrrc a5, mstatus, a5
  63              	# 0 "" 2
  64              	 #NO_APP
  65 000e 2326F4FE 		sw	a5,-20(s0)
  66              	.LBE3:
  67              	.LBB4:
 665:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h ****     clear_csr(mstatus, MSTATUS_MIE);
  68              		.loc 1 665 5
  69              	 #APP
  70              	# 665 "C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p
  71              		csrrc a5, mstatus, 8
  72              	# 0 "" 2
  73              	 #NO_APP
  74 0016 2324F4FE 		sw	a5,-24(s0)
  75              	.LBE4:
 666:C:\Work_Folder_Akhil\Q4_2024_2025\Display_Port_TX_web_release\Final\NEW_MIV\softconsole2022p2\miv-rv32-dp-tx\src\platform/miv_rv32_hal\miv_rv32_hal.h **** }
  76              		.loc 1 666 1
  77 001a 0100     		nop
  78 001c 7244     		lw	s0,28(sp)
  79              		.cfi_restore 8
  80              		.cfi_def_cfa 2, 32
  81 001e 0561     		addi	sp,sp,32
  82              		.cfi_def_cfa_offset 0
  83 0020 8280     		jr	ra
  84              		.cfi_endproc
  85              	.LFE15:
  87              		.section	.text.HAL_enable_interrupts,"ax",@progbits
  88              		.align	1
  89              		.globl	HAL_enable_interrupts
  91              	HAL_enable_interrupts:
  92              	.LFB21:
  93              		.file 2 "../src/platform/hal/hal_irq.c"
   1:../src/platform/hal/hal_irq.c **** /***************************************************************************//**
   2:../src/platform/hal/hal_irq.c ****  * Copyright 2019-2022 Microchip FPGA Embedded Systems Solutions.
   3:../src/platform/hal/hal_irq.c ****  *
   4:../src/platform/hal/hal_irq.c ****  * SPDX-License-Identifier: MIT
   5:../src/platform/hal/hal_irq.c ****  * 
   6:../src/platform/hal/hal_irq.c ****  * @file hal_irq.c
   7:../src/platform/hal/hal_irq.c ****  * @author Microchip FPGA Embedded Systems Solutions
   8:../src/platform/hal/hal_irq.c ****  * @brief Legacy interrupt control functions for the Microchip driver library 
   9:../src/platform/hal/hal_irq.c ****  * hardware abstraction layer.
  10:../src/platform/hal/hal_irq.c ****  *
  11:../src/platform/hal/hal_irq.c ****  */
  12:../src/platform/hal/hal_irq.c **** #include "hal.h"
  13:../src/platform/hal/hal_irq.c **** #include "miv_rv32_hal/miv_rv32_hal.h"
  14:../src/platform/hal/hal_irq.c **** 
  15:../src/platform/hal/hal_irq.c **** #ifdef __cplusplus
  16:../src/platform/hal/hal_irq.c **** extern "C" {
  17:../src/platform/hal/hal_irq.c **** #endif
  18:../src/platform/hal/hal_irq.c **** 
  19:../src/platform/hal/hal_irq.c **** /*------------------------------------------------------------------------------
  20:../src/platform/hal/hal_irq.c ****  * 
  21:../src/platform/hal/hal_irq.c ****  */
  22:../src/platform/hal/hal_irq.c **** void HAL_enable_interrupts(void) {
  94              		.loc 2 22 34
  95              		.cfi_startproc
  96 0000 4111     		addi	sp,sp,-16
  97              		.cfi_def_cfa_offset 16
  98 0002 06C6     		sw	ra,12(sp)
  99 0004 22C4     		sw	s0,8(sp)
 100              		.cfi_offset 1, -4
 101              		.cfi_offset 8, -8
 102 0006 0008     		addi	s0,sp,16
 103              		.cfi_def_cfa 8, 0
  23:../src/platform/hal/hal_irq.c ****     MRV_enable_interrupts();
 104              		.loc 2 23 5
 105 0008 97000000 		call	MRV_enable_interrupts
 105      E7800000 
  24:../src/platform/hal/hal_irq.c **** }
 106              		.loc 2 24 1
 107 0010 0100     		nop
 108 0012 B240     		lw	ra,12(sp)
 109              		.cfi_restore 1
 110 0014 2244     		lw	s0,8(sp)
 111              		.cfi_restore 8
 112              		.cfi_def_cfa 2, 16
 113 0016 4101     		addi	sp,sp,16
 114              		.cfi_def_cfa_offset 0
 115 0018 8280     		jr	ra
 116              		.cfi_endproc
 117              	.LFE21:
 119              		.section	.text.HAL_disable_interrupts,"ax",@progbits
 120              		.align	1
 121              		.globl	HAL_disable_interrupts
 123              	HAL_disable_interrupts:
 124              	.LFB22:
  25:../src/platform/hal/hal_irq.c **** 
  26:../src/platform/hal/hal_irq.c **** /*------------------------------------------------------------------------------
  27:../src/platform/hal/hal_irq.c ****  * 
  28:../src/platform/hal/hal_irq.c ****  */
  29:../src/platform/hal/hal_irq.c **** psr_t HAL_disable_interrupts(void) {
 125              		.loc 2 29 36
 126              		.cfi_startproc
 127 0000 0111     		addi	sp,sp,-32
 128              		.cfi_def_cfa_offset 32
 129 0002 06CE     		sw	ra,28(sp)
 130 0004 22CC     		sw	s0,24(sp)
 131              		.cfi_offset 1, -4
 132              		.cfi_offset 8, -8
 133 0006 0010     		addi	s0,sp,32
 134              		.cfi_def_cfa 8, 0
 135              	.LBB5:
  30:../src/platform/hal/hal_irq.c ****     psr_t psr;
  31:../src/platform/hal/hal_irq.c ****     psr = read_csr(mstatus);
 136              		.loc 2 31 11
 137              	 #APP
 138              	# 31 "../src/platform/hal/hal_irq.c" 1
  32              	    MRV_disable_interrupts();
 139              		csrr a5, mstatus
 140              	# 0 "" 2
 141              	 #NO_APP
 142 000c 2326F4FE 		sw	a5,-20(s0)
 143 0010 8327C4FE 		lw	a5,-20(s0)
 144              	.LBE5:
  31:../src/platform/hal/hal_irq.c ****     psr = read_csr(mstatus);
 145              		.loc 2 31 9
 146 0014 2324F4FE 		sw	a5,-24(s0)
 147              		.loc 2 32 5
 148 0018 97000000 		call	MRV_disable_interrupts
 148      E7800000 
  33:../src/platform/hal/hal_irq.c ****     return(psr);
 149              		.loc 2 33 11
 150 0020 832784FE 		lw	a5,-24(s0)
  34:../src/platform/hal/hal_irq.c **** }
 151              		.loc 2 34 1
 152 0024 3E85     		mv	a0,a5
 153 0026 F240     		lw	ra,28(sp)
 154              		.cfi_restore 1
 155 0028 6244     		lw	s0,24(sp)
 156              		.cfi_restore 8
 157              		.cfi_def_cfa 2, 32
 158 002a 0561     		addi	sp,sp,32
 159              		.cfi_def_cfa_offset 0
 160 002c 8280     		jr	ra
 161              		.cfi_endproc
 162              	.LFE22:
 164              		.section	.text.HAL_restore_interrupts,"ax",@progbits
 165              		.align	1
 166              		.globl	HAL_restore_interrupts
 168              	HAL_restore_interrupts:
 169              	.LFB23:
  35:../src/platform/hal/hal_irq.c **** 
  36:../src/platform/hal/hal_irq.c **** /*------------------------------------------------------------------------------
  37:../src/platform/hal/hal_irq.c ****  * 
  38:../src/platform/hal/hal_irq.c ****  */
  39:../src/platform/hal/hal_irq.c **** void HAL_restore_interrupts(psr_t saved_psr) {
 170              		.loc 2 39 46
 171              		.cfi_startproc
 172 0000 0111     		addi	sp,sp,-32
 173              		.cfi_def_cfa_offset 32
 174 0002 22CE     		sw	s0,28(sp)
 175              		.cfi_offset 8, -4
 176 0004 0010     		addi	s0,sp,32
 177              		.cfi_def_cfa 8, 0
 178 0006 2326A4FE 		sw	a0,-20(s0)
  40:../src/platform/hal/hal_irq.c ****     write_csr(mstatus, saved_psr);
 179              		.loc 2 40 5
 180 000a 8327C4FE 		lw	a5,-20(s0)
 181              	 #APP
 182              	# 40 "../src/platform/hal/hal_irq.c" 1
  41              	}
 183              		csrw mstatus, a5
 184              	# 0 "" 2
 185              		.loc 2 41 1
 186              	 #NO_APP
 187 0012 0100     		nop
 188 0014 7244     		lw	s0,28(sp)
 189              		.cfi_restore 8
 190              		.cfi_def_cfa 2, 32
 191 0016 0561     		addi	sp,sp,32
 192              		.cfi_def_cfa_offset 0
 193 0018 8280     		jr	ra
 194              		.cfi_endproc
 195              	.LFE23:
 197              		.text
 198              	.Letext0:
 199              		.file 3 "../src/platform/hal/cpu_types.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 hal_irq.c
                            *COM*:0000000000000004 MRV_LOCAL_IRQn_Type
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:13     .text.MRV_enable_interrupts:0000000000000000 MRV_enable_interrupts
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:17     .text.MRV_enable_interrupts:0000000000000000 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:18     .text.MRV_enable_interrupts:0000000000000000 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:19     .text.MRV_enable_interrupts:0000000000000002 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:21     .text.MRV_enable_interrupts:0000000000000004 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:23     .text.MRV_enable_interrupts:0000000000000006 .L0 
C:Work_Folder_AkhilQ4_2024_2025Display_Port_TX_web_releaseFinalNEW_MIVsoftconsole2022p2miv-rv32-dp-txsrcplatform/miv_rv32_hal/miv_rv32_hal.h:650    .text.MRV_enable_interrupts:0000000000000006 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:34     .text.MRV_enable_interrupts:000000000000000e .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:36     .text.MRV_enable_interrupts:0000000000000012 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:37     .text.MRV_enable_interrupts:0000000000000012 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:39     .text.MRV_enable_interrupts:0000000000000014 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:41     .text.MRV_enable_interrupts:0000000000000016 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:47     .text.MRV_disable_interrupts:0000000000000000 MRV_disable_interrupts
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:50     .text.MRV_disable_interrupts:0000000000000000 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:51     .text.MRV_disable_interrupts:0000000000000000 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:52     .text.MRV_disable_interrupts:0000000000000002 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:54     .text.MRV_disable_interrupts:0000000000000004 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:56     .text.MRV_disable_interrupts:0000000000000006 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:59     .text.MRV_disable_interrupts:0000000000000006 .L0 
C:Work_Folder_AkhilQ4_2024_2025Display_Port_TX_web_releaseFinalNEW_MIVsoftconsole2022p2miv-rv32-dp-txsrcplatform/miv_rv32_hal/miv_rv32_hal.h:665    .text.MRV_disable_interrupts:0000000000000012 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:77     .text.MRV_disable_interrupts:000000000000001a .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:79     .text.MRV_disable_interrupts:000000000000001e .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:80     .text.MRV_disable_interrupts:000000000000001e .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:82     .text.MRV_disable_interrupts:0000000000000020 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:84     .text.MRV_disable_interrupts:0000000000000022 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:91     .text.HAL_enable_interrupts:0000000000000000 HAL_enable_interrupts
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:95     .text.HAL_enable_interrupts:0000000000000000 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:96     .text.HAL_enable_interrupts:0000000000000000 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:97     .text.HAL_enable_interrupts:0000000000000002 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:100    .text.HAL_enable_interrupts:0000000000000006 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:101    .text.HAL_enable_interrupts:0000000000000006 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:103    .text.HAL_enable_interrupts:0000000000000008 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:105    .text.HAL_enable_interrupts:0000000000000008 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:107    .text.HAL_enable_interrupts:0000000000000010 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:109    .text.HAL_enable_interrupts:0000000000000014 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:111    .text.HAL_enable_interrupts:0000000000000016 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:112    .text.HAL_enable_interrupts:0000000000000016 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:114    .text.HAL_enable_interrupts:0000000000000018 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:116    .text.HAL_enable_interrupts:000000000000001a .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:123    .text.HAL_disable_interrupts:0000000000000000 HAL_disable_interrupts
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:126    .text.HAL_disable_interrupts:0000000000000000 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:127    .text.HAL_disable_interrupts:0000000000000000 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:128    .text.HAL_disable_interrupts:0000000000000002 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:131    .text.HAL_disable_interrupts:0000000000000006 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:132    .text.HAL_disable_interrupts:0000000000000006 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:134    .text.HAL_disable_interrupts:0000000000000008 .L0 
../src/platform/hal/hal_irq.c:31     .text.HAL_disable_interrupts:0000000000000008 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:146    .text.HAL_disable_interrupts:0000000000000014 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:148    .text.HAL_disable_interrupts:0000000000000018 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:150    .text.HAL_disable_interrupts:0000000000000020 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:152    .text.HAL_disable_interrupts:0000000000000024 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:154    .text.HAL_disable_interrupts:0000000000000028 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:156    .text.HAL_disable_interrupts:000000000000002a .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:157    .text.HAL_disable_interrupts:000000000000002a .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:159    .text.HAL_disable_interrupts:000000000000002c .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:161    .text.HAL_disable_interrupts:000000000000002e .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:168    .text.HAL_restore_interrupts:0000000000000000 HAL_restore_interrupts
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:171    .text.HAL_restore_interrupts:0000000000000000 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:172    .text.HAL_restore_interrupts:0000000000000000 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:173    .text.HAL_restore_interrupts:0000000000000002 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:175    .text.HAL_restore_interrupts:0000000000000004 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:177    .text.HAL_restore_interrupts:0000000000000006 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:180    .text.HAL_restore_interrupts:000000000000000a .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:187    .text.HAL_restore_interrupts:0000000000000012 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:189    .text.HAL_restore_interrupts:0000000000000016 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:190    .text.HAL_restore_interrupts:0000000000000016 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:192    .text.HAL_restore_interrupts:0000000000000018 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:194    .text.HAL_restore_interrupts:000000000000001a .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:44     .text.MRV_enable_interrupts:0000000000000016 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:87     .text.MRV_disable_interrupts:0000000000000022 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:119    .text.HAL_enable_interrupts:000000000000001a .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:164    .text.HAL_disable_interrupts:000000000000002e .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:197    .text.HAL_restore_interrupts:000000000000001a .L0 
                     .debug_frame:0000000000000000 .L0 
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:501    .debug_abbrev:0000000000000000 .Ldebug_abbrev0
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3044   .debug_str:0000000000000079 .LASF688
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3308   .debug_str:0000000000000f99 .LASF689
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3982   .debug_str:0000000000003650 .LASF690
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:864    .debug_ranges:0000000000000000 .Ldebug_ranges0
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3034   .debug_line:0000000000000000 .Ldebug_line0
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:878    .debug_macro:0000000000000000 .Ldebug_macro0
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3298   .debug_str:0000000000000efa .LASF646
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4202   .debug_str:000000000000421e .LASF647
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3984   .debug_str:00000000000036d0 .LASF648
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4312   .debug_str:0000000000004876 .LASF649
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3998   .debug_str:0000000000003768 .LASF650
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4146   .debug_str:0000000000003f4d .LASF651
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3732   .debug_str:0000000000002878 .LASF652
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3364   .debug_str:0000000000001340 .LASF653
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3136   .debug_str:0000000000000690 .LASF654
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4196   .debug_str:00000000000041f5 .LASF691
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3760   .debug_str:00000000000029e7 .LASF655
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3250   .debug_str:0000000000000cb7 .LASF656
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4328   .debug_str:0000000000004958 .LASF657
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3500   .debug_str:0000000000001b14 .LASF658
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4382   .debug_str:0000000000004c63 .LASF659
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3888   .debug_str:0000000000003111 .LASF660
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3224   .debug_str:0000000000000b89 .LASF661
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3674   .debug_str:000000000000258c .LASF662
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3616   .debug_str:000000000000224c .LASF663
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4352   .debug_str:0000000000004ad8 .LASF664
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3740   .debug_str:00000000000028fb .LASF665
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3230   .debug_str:0000000000000bc6 .LASF666
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3980   .debug_str:0000000000003644 .LASF667
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3482   .debug_str:0000000000001a71 .LASF668
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4360   .debug_str:0000000000004b3d .LASF669
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3710   .debug_str:0000000000002778 .LASF670
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3880   .debug_str:00000000000030c2 .LASF671
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3426   .debug_str:00000000000016fa .LASF672
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3454   .debug_str:00000000000018f4 .LASF673
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3076   .debug_str:0000000000000346 .LASF674
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3122   .debug_str:00000000000005f3 .LASF675
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3882   .debug_str:00000000000030ce .LASF676
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3394   .debug_str:0000000000001560 .LASF677
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4248   .debug_str:0000000000004463 .LASF678
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3758   .debug_str:00000000000029db .LASF679
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3090   .debug_str:00000000000003d4 .LASF680
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3996   .debug_str:000000000000375c .LASF681
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3498   .debug_str:0000000000001b08 .LASF682
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4228   .debug_str:000000000000435c .LASF683
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3730   .debug_str:000000000000286c .LASF684
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3922   .debug_str:00000000000032ea .LASF685
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3264   .debug_str:0000000000000d99 .LASF686
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4056   .debug_str:00000000000039ec .LASF692
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4306   .debug_str:0000000000004826 .LASF693
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:169    .text.HAL_restore_interrupts:0000000000000000 .LFB23
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:195    .text.HAL_restore_interrupts:000000000000001a .LFE23
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3398   .debug_str:000000000000158d .LASF694
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3086   .debug_str:00000000000003a7 .LASF695
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:124    .text.HAL_disable_interrupts:0000000000000000 .LFB22
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:162    .text.HAL_disable_interrupts:000000000000002e .LFE22
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:135    .text.HAL_disable_interrupts:0000000000000008 .LBB5
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:144    .text.HAL_disable_interrupts:0000000000000014 .LBE5
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4324   .debug_str:000000000000490c .LASF687
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3322   .debug_str:00000000000010b7 .LASF696
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:92     .text.HAL_enable_interrupts:0000000000000000 .LFB21
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:117    .text.HAL_enable_interrupts:000000000000001a .LFE21
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4316   .debug_str:00000000000048a6 .LASF697
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:48     .text.MRV_disable_interrupts:0000000000000000 .LFB15
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:85     .text.MRV_disable_interrupts:0000000000000022 .LFE15
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:57     .text.MRV_disable_interrupts:0000000000000006 .LBB3
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:66     .text.MRV_disable_interrupts:0000000000000012 .LBE3
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:67     .text.MRV_disable_interrupts:0000000000000012 .LBB4
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:75     .text.MRV_disable_interrupts:000000000000001a .LBE4
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4428   .debug_str:0000000000004f86 .LASF698
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:14     .text.MRV_enable_interrupts:0000000000000000 .LFB14
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:42     .text.MRV_enable_interrupts:0000000000000016 .LFE14
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:24     .text.MRV_enable_interrupts:0000000000000006 .LBB2
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:32     .text.MRV_enable_interrupts:000000000000000e .LBE2
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:201    .debug_info:0000000000000000 .Ldebug_info0
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:1026   .debug_macro:0000000000000000 .Ldebug_macro2
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3456   .debug_str:0000000000001900 .LASF310
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3248   .debug_str:0000000000000ca7 .LASF311
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4380   .debug_str:0000000000004c58 .LASF312
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3988   .debug_str:00000000000036f6 .LASF313
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3386   .debug_str:0000000000001502 .LASF314
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:1961   .debug_macro:0000000000000000 .Ldebug_macro3
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:1981   .debug_macro:0000000000000000 .Ldebug_macro4
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:2046   .debug_macro:0000000000000000 .Ldebug_macro5
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:2087   .debug_macro:0000000000000000 .Ldebug_macro6
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:2212   .debug_macro:0000000000000000 .Ldebug_macro7
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:2268   .debug_macro:0000000000000000 .Ldebug_macro8
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3316   .debug_str:0000000000000ff2 .LASF469
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4054   .debug_str:00000000000039db .LASF470
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:2480   .debug_macro:0000000000000000 .Ldebug_macro9
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:2491   .debug_macro:0000000000000000 .Ldebug_macro10
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4216   .debug_str:00000000000042ca .LASF488
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:2541   .debug_macro:0000000000000000 .Ldebug_macro11
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3868   .debug_str:0000000000002fd2 .LASF559
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:2756   .debug_macro:0000000000000000 .Ldebug_macro12
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:2767   .debug_macro:0000000000000000 .Ldebug_macro13
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:2886   .debug_macro:0000000000000000 .Ldebug_macro14
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:2918   .debug_macro:0000000000000000 .Ldebug_macro15
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3802   .debug_str:0000000000002cb2 .LASF0
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3676   .debug_str:0000000000002597 .LASF1
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3862   .debug_str:0000000000002f97 .LASF2
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3246   .debug_str:0000000000000c95 .LASF3
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4168   .debug_str:0000000000004097 .LASF4
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3162   .debug_str:00000000000007e9 .LASF5
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3130   .debug_str:000000000000065b .LASF6
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3842   .debug_str:0000000000002eb1 .LASF7
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4084   .debug_str:0000000000003b5b .LASF8
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3266   .debug_str:0000000000000da5 .LASF9
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3204   .debug_str:0000000000000a47 .LASF10
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3910   .debug_str:000000000000324c .LASF11
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3182   .debug_str:0000000000000951 .LASF12
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4198   .debug_str:00000000000041fb .LASF13
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3814   .debug_str:0000000000002d34 .LASF14
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3748   .debug_str:0000000000002946 .LASF15
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4284   .debug_str:000000000000471b .LASF16
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3806   .debug_str:0000000000002cd6 .LASF17
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4076   .debug_str:0000000000003b08 .LASF18
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3210   .debug_str:0000000000000a95 .LASF19
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4318   .debug_str:00000000000048bd .LASF20
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3840   .debug_str:0000000000002e9d .LASF21
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3416   .debug_str:0000000000001677 .LASF22
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3148   .debug_str:000000000000073f .LASF23
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3734   .debug_str:0000000000002886 .LASF24
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4322   .debug_str:00000000000048f3 .LASF25
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3470   .debug_str:00000000000019c3 .LASF26
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3158   .debug_str:00000000000007b5 .LASF27
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3952   .debug_str:0000000000003480 .LASF28
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3232   .debug_str:0000000000000bd2 .LASF29
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3892   .debug_str:000000000000313a .LASF30
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4104   .debug_str:0000000000003cb4 .LASF31
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3780   .debug_str:0000000000002b72 .LASF32
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3184   .debug_str:0000000000000964 .LASF33
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4032   .debug_str:00000000000038cc .LASF34
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3822   .debug_str:0000000000002d91 .LASF35
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4286   .debug_str:000000000000472c .LASF36
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3936   .debug_str:000000000000339e .LASF37
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3150   .debug_str:0000000000000753 .LASF38
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3912   .debug_str:000000000000325f .LASF39
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4408   .debug_str:0000000000004e75 .LASF40
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4030   .debug_str:00000000000038b2 .LASF41
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3188   .debug_str:0000000000000995 .LASF42
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3992   .debug_str:0000000000003727 .LASF43
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3568   .debug_str:0000000000001f66 .LASF44
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4080   .debug_str:0000000000003b2c .LASF45
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3550   .debug_str:0000000000001e4f .LASF46
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4098   .debug_str:0000000000003c6d .LASF47
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4300   .debug_str:00000000000047c8 .LASF48
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3218   .debug_str:0000000000000b3b .LASF49
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3686   .debug_str:0000000000002616 .LASF50
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3268   .debug_str:0000000000000db8 .LASF51
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4094   .debug_str:0000000000003bd8 .LASF52
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3744   .debug_str:000000000000291b .LASF53
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3954   .debug_str:000000000000349a .LASF54
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3930   .debug_str:0000000000003348 .LASF55
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3176   .debug_str:00000000000008d2 .LASF56
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3424   .debug_str:00000000000016e3 .LASF57
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3544   .debug_str:0000000000001e15 .LASF58
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4278   .debug_str:0000000000004699 .LASF59
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3294   .debug_str:0000000000000ebd .LASF60
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3050   .debug_str:000000000000018b .LASF61
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3612   .debug_str:00000000000021f3 .LASF62
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4226   .debug_str:000000000000433a .LASF63
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3382   .debug_str:00000000000014b2 .LASF64
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4214   .debug_str:00000000000042b6 .LASF65
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3328   .debug_str:00000000000010f1 .LASF66
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4180   .debug_str:0000000000004131 .LASF67
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3104   .debug_str:0000000000000473 .LASF68
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3976   .debug_str:00000000000035ef .LASF69
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3254   .debug_str:0000000000000cde .LASF70
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3948   .debug_str:0000000000003454 .LASF71
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3180   .debug_str:000000000000093a .LASF72
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3826   .debug_str:0000000000002dd9 .LASF73
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3564   .debug_str:0000000000001f31 .LASF74
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4116   .debug_str:0000000000003dcc .LASF75
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3240   .debug_str:0000000000000c56 .LASF76
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4002   .debug_str:000000000000378d .LASF77
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3848   .debug_str:0000000000002f03 .LASF78
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3372   .debug_str:000000000000142d .LASF79
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3272   .debug_str:0000000000000dfe .LASF80
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3832   .debug_str:0000000000002e1f .LASF81
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4082   .debug_str:0000000000003b49 .LASF82
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4126   .debug_str:0000000000003e65 .LASF83
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3908   .debug_str:000000000000323a .LASF84
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3100   .debug_str:000000000000043a .LASF85
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3556   .debug_str:0000000000001ec4 .LASF86
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3964   .debug_str:0000000000003526 .LASF87
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4258   .debug_str:0000000000004519 .LASF88
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3894   .debug_str:0000000000003167 .LASF89
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3452   .debug_str:00000000000018d0 .LASF90
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4290   .debug_str:0000000000004754 .LASF91
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4160   .debug_str:000000000000401d .LASF92
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3222   .debug_str:0000000000000b71 .LASF93
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3678   .debug_str:00000000000025b0 .LASF94
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3038   .debug_str:0000000000000023 .LASF95
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3902   .debug_str:00000000000031dd .LASF96
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3940   .debug_str:00000000000033e5 .LASF97
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3400   .debug_str:0000000000001597 .LASF98
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3828   .debug_str:0000000000002df2 .LASF99
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3960   .debug_str:00000000000034f2 .LASF100
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3796   .debug_str:0000000000002c5a .LASF101
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3664   .debug_str:0000000000002501 .LASF102
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3668   .debug_str:000000000000252f .LASF103
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3876   .debug_str:000000000000308b .LASF104
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3474   .debug_str:00000000000019f7 .LASF105
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3214   .debug_str:0000000000000abe .LASF106
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3698   .debug_str:0000000000002695 .LASF107
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3662   .debug_str:00000000000024ea .LASF108
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3778   .debug_str:0000000000002b57 .LASF109
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3776   .debug_str:0000000000002b48 .LASF110
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3306   .debug_str:0000000000000f80 .LASF111
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4392   .debug_str:0000000000004d0d .LASF112
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4350   .debug_str:0000000000004ac4 .LASF113
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4222   .debug_str:00000000000042f9 .LASF114
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3644   .debug_str:0000000000002394 .LASF115
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4066   .debug_str:0000000000003a6d .LASF116
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3464   .debug_str:0000000000001953 .LASF117
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3388   .debug_str:0000000000001513 .LASF118
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3084   .debug_str:0000000000000398 .LASF119
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3378   .debug_str:000000000000147e .LASF120
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3144   .debug_str:0000000000000721 .LASF121
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4020   .debug_str:0000000000003858 .LASF122
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3064   .debug_str:0000000000000262 .LASF123
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3410   .debug_str:00000000000015f7 .LASF124
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4130   .debug_str:0000000000003e90 .LASF125
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3156   .debug_str:0000000000000798 .LASF126
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4334   .debug_str:000000000000499f .LASF127
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3352   .debug_str:0000000000001287 .LASF128
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3062   .debug_str:000000000000024a .LASF129
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3784   .debug_str:0000000000002bb4 .LASF130
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3818   .debug_str:0000000000002d61 .LASF131
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3342   .debug_str:00000000000011c7 .LASF132
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4430   .debug_str:0000000000004f9c .LASF133
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3520   .debug_str:0000000000001c26 .LASF134
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3610   .debug_str:00000000000021d3 .LASF135
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4060   .debug_str:0000000000003a2a .LASF136
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4058   .debug_str:0000000000003a00 .LASF137
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4174   .debug_str:00000000000040e2 .LASF138
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3742   .debug_str:0000000000002907 .LASF139
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4368   .debug_str:0000000000004bb9 .LASF140
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3682   .debug_str:00000000000025e0 .LASF141
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3874   .debug_str:0000000000003073 .LASF142
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3634   .debug_str:0000000000002316 .LASF143
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4268   .debug_str:000000000000460a .LASF144
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4040   .debug_str:000000000000392a .LASF145
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3412   .debug_str:0000000000001622 .LASF146
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3592   .debug_str:00000000000020d4 .LASF147
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3350   .debug_str:0000000000001279 .LASF148
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4338   .debug_str:00000000000049d5 .LASF149
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3054   .debug_str:00000000000001c3 .LASF150
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4194   .debug_str:00000000000041e1 .LASF151
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3570   .debug_str:0000000000001f83 .LASF152
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3956   .debug_str:00000000000034c3 .LASF153
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3614   .debug_str:0000000000002215 .LASF154
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4210   .debug_str:000000000000426e .LASF155
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4262   .debug_str:000000000000453a .LASF156
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4122   .debug_str:0000000000003e0f .LASF157
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3622   .debug_str:0000000000002288 .LASF158
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3788   .debug_str:0000000000002bed .LASF159
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4282   .debug_str:0000000000004703 .LASF160
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3174   .debug_str:00000000000008be .LASF161
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4424   .debug_str:0000000000004f61 .LASF162
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3098   .debug_str:0000000000000422 .LASF163
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3226   .debug_str:0000000000000b94 .LASF164
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3810   .debug_str:0000000000002cf3 .LASF165
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4064   .debug_str:0000000000003a56 .LASF166
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4432   .debug_str:0000000000004fb4 .LASF167
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3536   .debug_str:0000000000001d9e .LASF168
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3736   .debug_str:0000000000002895 .LASF169
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4400   .debug_str:0000000000004d98 .LASF170
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3072   .debug_str:00000000000002f0 .LASF171
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4370   .debug_str:0000000000004bd5 .LASF172
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4270   .debug_str:000000000000462b .LASF173
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3418   .debug_str:0000000000001691 .LASF174
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3088   .debug_str:00000000000003be .LASF175
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4200   .debug_str:000000000000420e .LASF176
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3962   .debug_str:000000000000350c .LASF177
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3624   .debug_str:000000000000229d .LASF178
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3436   .debug_str:0000000000001763 .LASF179
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4394   .debug_str:0000000000004d2d .LASF180
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4134   .debug_str:0000000000003ec0 .LASF181
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4218   .debug_str:00000000000042d7 .LASF182
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3552   .debug_str:0000000000001e72 .LASF183
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3234   .debug_str:0000000000000bf9 .LASF184
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3572   .debug_str:0000000000001f99 .LASF185
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3256   .debug_str:0000000000000cf1 .LASF186
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4418   .debug_str:0000000000004f1e .LASF187
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3872   .debug_str:000000000000305b .LASF188
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4028   .debug_str:0000000000003899 .LASF189
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3078   .debug_str:0000000000000352 .LASF190
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3626   .debug_str:00000000000022b9 .LASF191
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3618   .debug_str:0000000000002257 .LASF192
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3236   .debug_str:0000000000000c33 .LASF193
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3688   .debug_str:0000000000002635 .LASF194
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4186   .debug_str:0000000000004175 .LASF195
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3380   .debug_str:000000000000149a .LASF196
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3178   .debug_str:00000000000008ff .LASF197
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4398   .debug_str:0000000000004d5d .LASF198
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3978   .debug_str:0000000000003606 .LASF199
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3900   .debug_str:000000000000319b .LASF200
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3332   .debug_str:0000000000001146 .LASF201
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3048   .debug_str:0000000000000172 .LASF202
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3374   .debug_str:0000000000001448 .LASF203
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3220   .debug_str:0000000000000b5b .LASF204
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3262   .debug_str:0000000000000d88 .LASF205
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4264   .debug_str:0000000000004574 .LASF206
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3496   .debug_str:0000000000001aec .LASF207
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3052   .debug_str:00000000000001ac .LASF208
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3958   .debug_str:00000000000034d9 .LASF209
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3596   .debug_str:00000000000020f5 .LASF210
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3754   .debug_str:0000000000002985 .LASF211
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3142   .debug_str:00000000000006e5 .LASF212
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3362   .debug_str:0000000000001301 .LASF213
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4388   .debug_str:0000000000004cb4 .LASF214
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3630   .debug_str:00000000000022e4 .LASF215
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3428   .debug_str:0000000000001706 .LASF216
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3040   .debug_str:0000000000000041 .LASF217
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3468   .debug_str:00000000000019ab .LASF218
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3548   .debug_str:0000000000001e3d .LASF219
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3370   .debug_str:0000000000001411 .LASF220
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3890   .debug_str:000000000000311c .LASF221
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3510   .debug_str:0000000000001b98 .LASF222
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3528   .debug_str:0000000000001c90 .LASF223
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4128   .debug_str:0000000000003e76 .LASF224
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3112   .debug_str:0000000000000526 .LASF225
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3530   .debug_str:0000000000001cab .LASF226
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4068   .debug_str:0000000000003a82 .LASF227
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4326   .debug_str:0000000000004912 .LASF228
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4414   .debug_str:0000000000004ed2 .LASF229
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4332   .debug_str:0000000000004985 .LASF230
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3296   .debug_str:0000000000000edf .LASF231
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3716   .debug_str:00000000000027b1 .LASF232
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3712   .debug_str:0000000000002784 .LASF233
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4014   .debug_str:000000000000381d .LASF234
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3994   .debug_str:000000000000373f .LASF235
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3060   .debug_str:0000000000000232 .LASF236
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4366   .debug_str:0000000000004b9f .LASF237
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3094   .debug_str:00000000000003f8 .LASF238
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3110   .debug_str:00000000000004e8 .LASF239
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3772   .debug_str:0000000000002afd .LASF240
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3578   .debug_str:0000000000001ff8 .LASF241
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3414   .debug_str:0000000000001632 .LASF242
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3640   .debug_str:000000000000236c .LASF243
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3278   .debug_str:0000000000000e44 .LASF244
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4304   .debug_str:000000000000480b .LASF245
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3820   .debug_str:0000000000002d79 .LASF246
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3486   .debug_str:0000000000001a95 .LASF247
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3338   .debug_str:0000000000001191 .LASF248
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3516   .debug_str:0000000000001bf5 .LASF249
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3202   .debug_str:0000000000000a2e .LASF250
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3878   .debug_str:00000000000030a7 .LASF251
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4358   .debug_str:0000000000004b23 .LASF252
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3466   .debug_str:000000000000196c .LASF253
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3970   .debug_str:000000000000357d .LASF254
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3068   .debug_str:0000000000000295 .LASF255
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3056   .debug_str:00000000000001dc .LASF256
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3488   .debug_str:0000000000001aa7 .LASF257
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4010   .debug_str:00000000000037eb .LASF258
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3786   .debug_str:0000000000002bd2 .LASF259
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3896   .debug_str:0000000000003179 .LASF260
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4238   .debug_str:00000000000043f3 .LASF261
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3490   .debug_str:0000000000001abf .LASF262
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3360   .debug_str:00000000000012eb .LASF263
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3680   .debug_str:00000000000025c4 .LASF264
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3194   .debug_str:00000000000009dd .LASF265
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3782   .debug_str:0000000000002b8d .LASF266
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4426   .debug_str:0000000000004f70 .LASF267
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3652   .debug_str:000000000000246e .LASF268
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3990   .debug_str:0000000000003711 .LASF269
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4396   .debug_str:0000000000004d46 .LASF270
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3444   .debug_str:000000000000185f .LASF271
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3070   .debug_str:00000000000002d6 .LASF272
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3046   .debug_str:0000000000000141 .LASF273
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3480   .debug_str:0000000000001a5a .LASF274
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3392   .debug_str:0000000000001545 .LASF275
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4012   .debug_str:0000000000003805 .LASF276
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3164   .debug_str:00000000000007f4 .LASF277
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4342   .debug_str:0000000000004a0a .LASF278
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3402   .debug_str:00000000000015a9 .LASF279
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3258   .debug_str:0000000000000d32 .LASF280
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3600   .debug_str:000000000000213c .LASF281
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4144   .debug_str:0000000000003f36 .LASF282
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3558   .debug_str:0000000000001ed7 .LASF283
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3586   .debug_str:000000000000208e .LASF284
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4340   .debug_str:00000000000049ec .LASF285
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3690   .debug_str:000000000000264b .LASF286
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3102   .debug_str:0000000000000451 .LASF287
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4150   .debug_str:0000000000003f7d .LASF288
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3650   .debug_str:000000000000244d .LASF289
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4250   .debug_str:000000000000446f .LASF290
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3448   .debug_str:0000000000001897 .LASF291
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3708   .debug_str:000000000000275a .LASF292
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4192   .debug_str:00000000000041c2 .LASF293
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3764   .debug_str:0000000000002a93 .LASF294
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4142   .debug_str:0000000000003f15 .LASF295
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4276   .debug_str:000000000000467d .LASF296
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4406   .debug_str:0000000000004e59 .LASF297
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3274   .debug_str:0000000000000e17 .LASF298
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3114   .debug_str:0000000000000565 .LASF299
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3472   .debug_str:00000000000019e0 .LASF300
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4288   .debug_str:000000000000474a .LASF301
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3532   .debug_str:0000000000001cea .LASF302
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4204   .debug_str:000000000000422c .LASF303
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4022   .debug_str:000000000000387a .LASF304
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3260   .debug_str:0000000000000d77 .LASF305
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3588   .debug_str:000000000000209e .LASF306
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4140   .debug_str:0000000000003efc .LASF307
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3092   .debug_str:00000000000003e0 .LASF308
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3770   .debug_str:0000000000002af3 .LASF309
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3212   .debug_str:0000000000000aa8 .LASF315
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3134   .debug_str:0000000000000678 .LASF316
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3408   .debug_str:00000000000015ea .LASF317
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3282   .debug_str:0000000000000e69 .LASF318
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3620   .debug_str:0000000000002270 .LASF319
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3118   .debug_str:0000000000000591 .LASF320
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3944   .debug_str:000000000000341e .LASF321
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4114   .debug_str:0000000000003dbc .LASF322
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3538   .debug_str:0000000000001de0 .LASF323
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3146   .debug_str:0000000000000731 .LASF324
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4252   .debug_str:000000000000448e .LASF325
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4072   .debug_str:0000000000003adc .LASF326
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3830   .debug_str:0000000000002e07 .LASF327
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3284   .debug_str:0000000000000e7c .LASF328
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3302   .debug_str:0000000000000f21 .LASF329
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3974   .debug_str:00000000000035dc .LASF330
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3522   .debug_str:0000000000001c45 .LASF331
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3546   .debug_str:0000000000001e2d .LASF332
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4120   .debug_str:0000000000003dfa .LASF333
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4044   .debug_str:0000000000003959 .LASF334
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4212   .debug_str:00000000000042a5 .LASF335
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4110   .debug_str:0000000000003cf5 .LASF336
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3654   .debug_str:0000000000002487 .LASF337
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3096   .debug_str:0000000000000412 .LASF338
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3344   .debug_str:00000000000011ef .LASF339
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4008   .debug_str:00000000000037d6 .LASF340
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3312   .debug_str:0000000000000fc6 .LASF341
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3058   .debug_str:0000000000000222 .LASF342
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4016   .debug_str:0000000000003838 .LASF343
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3704   .debug_str:00000000000026d1 .LASF344
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3542   .debug_str:0000000000001e00 .LASF345
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3478   .debug_str:0000000000001a45 .LASF346
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4256   .debug_str:00000000000044ff .LASF347
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3914   .debug_str:0000000000003281 .LASF348
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3700   .debug_str:00000000000026a3 .LASF349
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3632   .debug_str:00000000000022fb .LASF350
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4246   .debug_str:000000000000445d .LASF351
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3196   .debug_str:00000000000009f6 .LASF352
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4188   .debug_str:000000000000418d .LASF353
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4026   .debug_str:0000000000003892 .LASF354
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3200   .debug_str:0000000000000a25 .LASF355
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3080   .debug_str:0000000000000368 .LASF356
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3584   .debug_str:0000000000002088 .LASF357
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3238   .debug_str:0000000000000c4e .LASF358
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4024   .debug_str:0000000000003888 .LASF359
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3356   .debug_str:00000000000012bd .LASF360
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3366   .debug_str:0000000000001357 .LASF361
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4260   .debug_str:000000000000452e .LASF362
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3242   .debug_str:0000000000000c79 .LASF363
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3168   .debug_str:0000000000000887 .LASF364
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3808   .debug_str:0000000000002ce8 .LASF365
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4242   .debug_str:0000000000004427 .LASF366
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3288   .debug_str:0000000000000e98 .LASF367
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3746   .debug_str:000000000000293e .LASF368
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3642   .debug_str:0000000000002384 .LASF369
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3320   .debug_str:00000000000010a7 .LASF370
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3856   .debug_str:0000000000002f60 .LASF371
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4062   .debug_str:0000000000003a4a .LASF372
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4018   .debug_str:000000000000384c .LASF373
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3594   .debug_str:00000000000020e8 .LASF374
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3946   .debug_str:000000000000344b .LASF375
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3574   .debug_str:0000000000001fd5 .LASF376
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4220   .debug_str:00000000000042ef .LASF377
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3566   .debug_str:0000000000001f58 .LASF378
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3208   .debug_str:0000000000000a87 .LASF379
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3404   .debug_str:00000000000015c4 .LASF380
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3694   .debug_str:000000000000267d .LASF381
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3310   .debug_str:0000000000000fb7 .LASF382
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3334   .debug_str:000000000000115d .LASF383
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3192   .debug_str:00000000000009cb .LASF384
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3290   .debug_str:0000000000000e9f .LASF385
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3926   .debug_str:000000000000330f .LASF386
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3860   .debug_str:0000000000002f84 .LASF387
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3244   .debug_str:0000000000000c81 .LASF388
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4164   .debug_str:000000000000405d .LASF389
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3886   .debug_str:00000000000030fe .LASF390
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3752   .debug_str:0000000000002971 .LASF391
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4004   .debug_str:00000000000037a6 .LASF392
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3518   .debug_str:0000000000001c13 .LASF393
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3692   .debug_str:0000000000002669 .LASF394
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3934   .debug_str:000000000000338a .LASF395
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3750   .debug_str:000000000000295d .LASF396
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4118   .debug_str:0000000000003de5 .LASF397
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3718   .debug_str:00000000000027c8 .LASF398
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4170   .debug_str:00000000000040a9 .LASF399
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4190   .debug_str:00000000000041a9 .LASF400
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3790   .debug_str:0000000000002c04 .LASF401
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3816   .debug_str:0000000000002d47 .LASF402
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4052   .debug_str:00000000000039c1 .LASF403
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4048   .debug_str:0000000000003993 .LASF404
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3924   .debug_str:00000000000032f6 .LASF405
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3800   .debug_str:0000000000002c99 .LASF406
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3720   .debug_str:00000000000027dc .LASF407
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3942   .debug_str:00000000000033fd .LASF408
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3252   .debug_str:0000000000000cc2 .LASF409
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3850   .debug_str:0000000000002f13 .LASF410
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4314   .debug_str:0000000000004889 .LASF411
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3844   .debug_str:0000000000002ec7 .LASF412
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4376   .debug_str:0000000000004c20 .LASF413
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3476   .debug_str:0000000000001a1c .LASF414
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3738   .debug_str:00000000000028d7 .LASF415
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3684   .debug_str:00000000000025f0 .LASF416
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3938   .debug_str:00000000000033c6 .LASF417
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3524   .debug_str:0000000000001c55 .LASF418
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3460   .debug_str:0000000000001922 .LASF419
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3562   .debug_str:0000000000001f06 .LASF420
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4166   .debug_str:0000000000004071 .LASF421
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4224   .debug_str:0000000000004312 .LASF422
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3794   .debug_str:0000000000002c3b .LASF423
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4038   .debug_str:0000000000003910 .LASF424
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3376   .debug_str:0000000000001462 .LASF425
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3670   .debug_str:0000000000002545 .LASF426
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3514   .debug_str:0000000000001bcf .LASF427
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4412   .debug_str:0000000000004eaa .LASF428
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4296   .debug_str:000000000000478f .LASF429
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3582   .debug_str:000000000000206e .LASF430
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3672   .debug_str:0000000000002570 .LASF431
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3082   .debug_str:000000000000036d .LASF432
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3590   .debug_str:00000000000020ae .LASF433
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3270   .debug_str:0000000000000dd6 .LASF434
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3602   .debug_str:0000000000002151 .LASF435
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4330   .debug_str:0000000000004963 .LASF436
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4172   .debug_str:00000000000040be .LASF437
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4244   .debug_str:0000000000004434 .LASF438
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3768   .debug_str:0000000000002acf .LASF439
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3128   .debug_str:0000000000000635 .LASF440
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3358   .debug_str:00000000000012c2 .LASF441
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3884   .debug_str:00000000000030da .LASF442
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4154   .debug_str:0000000000003fab .LASF443
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3126   .debug_str:000000000000060c .LASF444
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4046   .debug_str:000000000000396f .LASF445
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3928   .debug_str:0000000000003322 .LASF446
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4302   .debug_str:00000000000047ef .LASF447
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3066   .debug_str:0000000000000278 .LASF448
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3438   .debug_str:000000000000177a .LASF449
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4092   .debug_str:0000000000003bc0 .LASF450
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3812   .debug_str:0000000000002d08 .LASF451
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3138   .debug_str:000000000000069d .LASF452
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4148   .debug_str:0000000000003f5f .LASF453
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4336   .debug_str:00000000000049b6 .LASF454
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4162   .debug_str:0000000000004043 .LASF455
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3656   .debug_str:0000000000002498 .LASF456
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4344   .debug_str:0000000000004a44 .LASF457
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4036   .debug_str:00000000000038f8 .LASF458
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4390   .debug_str:0000000000004cf7 .LASF459
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3766   .debug_str:0000000000002ab7 .LASF460
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3484   .debug_str:0000000000001a7d .LASF461
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3726   .debug_str:0000000000002838 .LASF462
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3950   .debug_str:0000000000003468 .LASF463
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3866   .debug_str:0000000000002fb8 .LASF464
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3560   .debug_str:0000000000001eee .LASF465
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3724   .debug_str:000000000000281e .LASF466
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4298   .debug_str:00000000000047ae .LASF467
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3658   .debug_str:00000000000024b2 .LASF468
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3324   .debug_str:00000000000010cd .LASF471
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4280   .debug_str:00000000000046b1 .LASF472
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3968   .debug_str:000000000000354d .LASF473
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3598   .debug_str:000000000000210e .LASF474
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4234   .debug_str:00000000000043ab .LASF475
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3648   .debug_str:00000000000023d9 .LASF476
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3216   .debug_str:0000000000000ad6 .LASF477
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4112   .debug_str:0000000000003d0c .LASF478
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3762   .debug_str:00000000000029f2 .LASF479
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3706   .debug_str:00000000000026e6 .LASF480
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3348   .debug_str:0000000000001216 .LASF481
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3368   .debug_str:0000000000001361 .LASF482
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3318   .debug_str:0000000000001006 .LASF483
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4096   .debug_str:0000000000003bfb .LASF484
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4254   .debug_str:000000000000449e .LASF485
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3440   .debug_str:0000000000001798 .LASF486
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3534   .debug_str:0000000000001cff .LASF487
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3346   .debug_str:0000000000001205 .LASF489
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3442   .debug_str:0000000000001846 .LASF490
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4070   .debug_str:0000000000003ac3 .LASF491
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3432   .debug_str:000000000000173b .LASF492
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4100   .debug_str:0000000000003c8f .LASF493
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4346   .debug_str:0000000000004a5c .LASF494
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4086   .debug_str:0000000000003b6f .LASF495
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3756   .debug_str:00000000000029c1 .LASF496
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3932   .debug_str:0000000000003370 .LASF497
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4034   .debug_str:00000000000038df .LASF498
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4090   .debug_str:0000000000003ba7 .LASF499
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3106   .debug_str:00000000000004a5 .LASF500
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3554   .debug_str:0000000000001eac .LASF501
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3314   .debug_str:0000000000000fda .LASF502
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3340   .debug_str:00000000000011ad .LASF503
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4384   .debug_str:0000000000004c6e .LASF504
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4132   .debug_str:0000000000003ea7 .LASF505
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4042   .debug_str:0000000000003940 .LASF506
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3354   .debug_str:00000000000012a5 .LASF507
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4402   .debug_str:0000000000004ddd .LASF508
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3606   .debug_str:00000000000021a0 .LASF509
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3160   .debug_str:00000000000007cf .LASF510
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3502   .debug_str:0000000000001b1f .LASF511
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3450   .debug_str:00000000000018b4 .LASF512
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3846   .debug_str:0000000000002edf .LASF513
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3728   .debug_str:0000000000002852 .LASF514
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4232   .debug_str:0000000000004389 .LASF515
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4006   .debug_str:00000000000037ba .LASF516
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4236   .debug_str:00000000000043d7 .LASF517
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3186   .debug_str:0000000000000979 .LASF518
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4410   .debug_str:0000000000004e8d .LASF519
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3420   .debug_str:00000000000016a9 .LASF520
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3792   .debug_str:0000000000002c1e .LASF521
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3714   .debug_str:0000000000002796 .LASF522
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3300   .debug_str:0000000000000f06 .LASF523
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3666   .debug_str:0000000000002514 .LASF524
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4106   .debug_str:0000000000003cc9 .LASF525
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4102   .debug_str:0000000000003ca8 .LASF526
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3492   .debug_str:0000000000001ad4 .LASF527
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3152   .debug_str:0000000000000776 .LASF528
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3292   .debug_str:0000000000000eb2 .LASF529
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3280   .debug_str:0000000000000e5e .LASF530
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3132   .debug_str:000000000000066c .LASF531
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3494   .debug_str:0000000000001ade .LASF532
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3326   .debug_str:00000000000010e3 .LASF533
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3120   .debug_str:00000000000005e5 .LASF534
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4184   .debug_str:0000000000004166 .LASF535
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3434   .debug_str:0000000000001754 .LASF536
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3864   .debug_str:0000000000002fa9 .LASF537
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4182   .debug_str:0000000000004159 .LASF538
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3540   .debug_str:0000000000001df2 .LASF539
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3172   .debug_str:00000000000008b0 .LASF540
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4372   .debug_str:0000000000004bea .LASF541
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3608   .debug_str:00000000000021b9 .LASF542
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3904   .debug_str:000000000000320a .LASF543
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4378   .debug_str:0000000000004c3a .LASF544
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4178   .debug_str:000000000000411a .LASF545
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3462   .debug_str:000000000000193e .LASF546
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4124   .debug_str:0000000000003e4d .LASF547
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3276   .debug_str:0000000000000e2c .LASF548
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3154   .debug_str:0000000000000782 .LASF549
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3458   .debug_str:000000000000190a .LASF550
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3838   .debug_str:0000000000002e81 .LASF551
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3446   .debug_str:0000000000001885 .LASF552
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4320   .debug_str:00000000000048d0 .LASF553
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4404   .debug_str:0000000000004df6 .LASF554
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4348   .debug_str:0000000000004a76 .LASF555
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3870   .debug_str:0000000000002fe0 .LASF556
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3166   .debug_str:000000000000080d .LASF557
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4266   .debug_str:000000000000458e .LASF558
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3406   .debug_str:00000000000015d2 .LASF560
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3304   .debug_str:0000000000000f32 .LASF561
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3636   .debug_str:000000000000232c .LASF562
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3696   .debug_str:000000000000268b .LASF563
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3508   .debug_str:0000000000001b8e .LASF564
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3074   .debug_str:0000000000000339 .LASF565
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4078   .debug_str:0000000000003b1f .LASF566
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4292   .debug_str:000000000000476a .LASF567
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3286   .debug_str:0000000000000e8b .LASF568
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3774   .debug_str:0000000000002b3b .LASF569
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3898   .debug_str:000000000000318e .LASF570
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3804   .debug_str:0000000000002cbd .LASF571
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3390   .debug_str:000000000000152c .LASF572
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3504   .debug_str:0000000000001b41 .LASF573
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4138   .debug_str:0000000000003ee0 .LASF574
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4074   .debug_str:0000000000003aec .LASF575
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3660   .debug_str:00000000000024ce .LASF576
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4240   .debug_str:000000000000440b .LASF577
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3646   .debug_str:00000000000023bd .LASF578
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3966   .debug_str:0000000000003538 .LASF579
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4152   .debug_str:0000000000003f9f .LASF580
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4422   .debug_str:0000000000004f53 .LASF581
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3124   .debug_str:00000000000005ff .LASF582
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4136   .debug_str:0000000000003ed3 .LASF583
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4374   .debug_str:0000000000004c04 .LASF584
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3190   .debug_str:00000000000009ae .LASF585
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3430   .debug_str:000000000000171f .LASF586
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3986   .debug_str:00000000000036da .LASF587
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3918   .debug_str:00000000000032b4 .LASF588
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3512   .debug_str:0000000000001bb1 .LASF589
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4088   .debug_str:0000000000003b89 .LASF590
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3228   .debug_str:0000000000000bae .LASF591
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4050   .debug_str:00000000000039ab .LASF592
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3798   .debug_str:0000000000002c7d .LASF593
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4208   .debug_str:0000000000004251 .LASF594
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3422   .debug_str:00000000000016c6 .LASF595
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4356   .debug_str:0000000000004b04 .LASF596
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3170   .debug_str:0000000000000890 .LASF597
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4310   .debug_str:0000000000004858 .LASF598
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3722   .debug_str:00000000000027f5 .LASF599
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4274   .debug_str:0000000000004666 .LASF600
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3916   .debug_str:000000000000329c .LASF601
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3336   .debug_str:000000000000116d .LASF602
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3384   .debug_str:00000000000014de .LASF603
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4272   .debug_str:0000000000004642 .LASF604
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4420   .debug_str:0000000000004f34 .LASF605
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4108   .debug_str:0000000000003cd2 .LASF606
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3330   .debug_str:000000000000110f .LASF607
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3580   .debug_str:0000000000002039 .LASF608
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4362   .debug_str:0000000000004b49 .LASF609
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4386   .debug_str:0000000000004c87 .LASF610
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3824   .debug_str:0000000000002dac .LASF611
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3604   .debug_str:0000000000002178 .LASF612
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3836   .debug_str:0000000000002e52 .LASF613
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3506   .debug_str:0000000000001b5d .LASF614
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3638   .debug_str:000000000000233f .LASF615
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3036   .debug_str:0000000000000000 .LASF616
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3116   .debug_str:0000000000000579 .LASF617
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3702   .debug_str:00000000000026be .LASF618
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3854   .debug_str:0000000000002f52 .LASF619
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3906   .debug_str:0000000000003223 .LASF620
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3206   .debug_str:0000000000000a5a .LASF621
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4156   .debug_str:0000000000003fd1 .LASF622
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4416   .debug_str:0000000000004eea .LASF623
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3108   .debug_str:00000000000004be .LASF624
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4364   .debug_str:0000000000004b74 .LASF625
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3858   .debug_str:0000000000002f6c .LASF626
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3972   .debug_str:00000000000035bc .LASF627
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4308   .debug_str:000000000000483d .LASF628
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4000   .debug_str:0000000000003771 .LASF629
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3628   .debug_str:00000000000022c9 .LASF630
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3576   .debug_str:0000000000001fdf .LASF631
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4206   .debug_str:000000000000423a .LASF632
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4294   .debug_str:0000000000004777 .LASF633
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4176   .debug_str:00000000000040fc .LASF634
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3042   .debug_str:000000000000005b .LASF635
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4354   .debug_str:0000000000004ae3 .LASF636
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3920   .debug_str:00000000000032c9 .LASF637
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3526   .debug_str:0000000000001c6f .LASF638
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3140   .debug_str:00000000000006c4 .LASF639
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3852   .debug_str:0000000000002f31 .LASF640
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3834   .debug_str:0000000000002e31 .LASF641
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3198   .debug_str:0000000000000a06 .LASF642
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4158   .debug_str:0000000000003fff .LASF643
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:4230   .debug_str:0000000000004368 .LASF644
C:\Users\I71825\AppData\Local\Temp\ccSSljfk.s:3396   .debug_str:000000000000156c .LASF645
                           .group:0000000000000000 wm4.0.d473863a262a582c4c43723f529345fc
                           .group:0000000000000000 wm4._newlib_version.h.4.9ba035841e762c3308916a0ce96032e7
                           .group:0000000000000000 wm4.features.h.33.318b64d71e0957639cfb30f1db1f7ec8
                           .group:0000000000000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:0000000000000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:0000000000000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:0000000000000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:0000000000000000 wm4.hal_assert.h.11.0d97442599ed1a8280adc0745177f94a
                           .group:0000000000000000 wm4.hal.h.60.4995f3d8011bbbf7274e2247e66f98e1
                           .group:0000000000000000 wm4.miv_rv32_regs.h.12.4cf8e79112cb7ce91b68d06bbf59d02e
                           .group:0000000000000000 wm4.miv_rv32_assert.h.10.6dc0136b119630f702b094dacf9c48db
                           .group:0000000000000000 wm4.miv_rv32_subsys.h.12.73d9f7238e23adf36f8969cbd5d67239
                           .group:0000000000000000 wm4.fpga_design_config.h.47.f4f83c3e9bab6f47833ef4a27c049f29
                           .group:0000000000000000 wm4.miv_rv32_hal.h.264.dd35246e0d861e875b521b0ec48aca8e

NO UNDEFINED SYMBOLS
