*******  Verilog Verification Successful! *******
No extra latency 
