m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/simulation
vAccess_EXT_SDRAM_COREAXI_0_COREAXI
!s110 1456805778
!i10b 1
!s100 gQ>AQA8m=4`QilIW@NhI[1
I6e5NM@CAei9k9]TZdZN@k0
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
w1456805682
8D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/work/Access_EXT_SDRAM/COREAXI_0/rtl/vlog/core/coreaxi.v
FD:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/work/Access_EXT_SDRAM/COREAXI_0/rtl/vlog/core/coreaxi.v
L0 29
Z2 OW;L;10.4c;61
r1
!s85 0
31
!s108 1456805778.000000
!s107 D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/work/Access_EXT_SDRAM/COREAXI_0/rtl/vlog/core/coreaxi.v|
!s90 -reportprogress|300|-work|COREAXI_LIB|D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/work/Access_EXT_SDRAM/COREAXI_0/rtl/vlog/core/coreaxi.v|
!s101 -O0
!i113 1
Z3 o-work COREAXI_LIB -O0
n@access_@e@x@t_@s@d@r@a@m_@c@o@r@e@a@x@i_0_@c@o@r@e@a@x@i
vaxi_feedthrough
Z4 !s110 1456805767
!i10b 1
!s100 62J]OoTWWd;NC[G7f0^Ob0
I^e9`ZX0kM@k5McLeG@2FT3
R1
R0
Z5 w1455865275
8D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_feedthrough.v
FD:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_feedthrough.v
L0 30
R2
r1
!s85 0
31
!s108 1456805766.000000
!s107 D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_feedthrough.v|
!s90 -reportprogress|300|-work|COREAXI_LIB|D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_feedthrough.v|
!s101 -O0
!i113 1
R3
vaxi_interconnect_ntom
Z6 !s110 1456805777
!i10b 1
!s100 g0Cbg0S8C=gf1e4NA^P8o0
ICRXV5V<ZRMl=99?>n3m@61
R1
R0
R5
8D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_interconnect_ntom.v
FD:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_interconnect_ntom.v
L0 38
R2
r1
!s85 0
31
!s108 1456805776.000000
!s107 D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_interconnect_ntom.v|
!s90 -reportprogress|300|-work|COREAXI_LIB|D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_interconnect_ntom.v|
!s101 -O0
!i113 1
R3
vaxi_master_stage
R6
!i10b 1
!s100 Z>@zmHYJ2[zld9liL41bA0
I^K5ES<Y<PPO>XcST:U6hg0
R1
R0
R5
8D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_master_stage.v
FD:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_master_stage.v
Z7 L0 28
R2
r1
!s85 0
31
Z8 !s108 1456805777.000000
!s107 D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_master_stage.v|
!s90 -reportprogress|300|-work|COREAXI_LIB|D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_master_stage.v|
!s101 -O0
!i113 1
R3
vaxi_matrix_m
Z9 !s110 1456805768
!i10b 1
!s100 hA1_Z]UR7:91hS2`Nmef[1
Iz4K8LgYlcBDo_6[zVLRnX1
R1
R0
R5
8D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_matrix_m.v
FD:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_matrix_m.v
Z10 L0 33
R2
r1
!s85 0
31
Z11 !s108 1456805768.000000
!s107 D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_matrix_m.v|
!s90 -reportprogress|300|-work|COREAXI_LIB|D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_matrix_m.v|
!s101 -O0
!i113 1
R3
vaxi_matrix_s
!s110 1456805776
!i10b 1
!s100 M1L=G182LnFZHN5=maVZ:0
INNZJ65oLgAa=HjKj_:ga;1
R1
R0
R5
8D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_matrix_s.v
FD:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_matrix_s.v
L0 34
R2
r1
!s85 0
31
Z12 !s108 1456805775.000000
!s107 D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_matrix_s.v|
!s90 -reportprogress|300|-work|COREAXI_LIB|D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_matrix_s.v|
!s101 -O0
!i113 1
R3
vaxi_RA_ARBITER
Z13 !s110 1456805769
!i10b 1
!s100 Q3L>LIk4UCM5k1n3;Q;Km2
IlcZOm]HF2Dob^;zJ`zS9b3
R1
R0
R5
8D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_ra_arbiter.v
FD:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_ra_arbiter.v
R7
R2
r1
!s85 0
31
R11
!s107 D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_ra_arbiter.v|
!s90 -reportprogress|300|-work|COREAXI_LIB|D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_ra_arbiter.v|
!s101 -O0
!i113 1
R3
naxi_@r@a_@a@r@b@i@t@e@r
vaxi_ra_channel
Z14 !s110 1456805771
!i10b 1
!s100 ^[N_M@;IIMI^W5^1YjFi:1
IOWc1``diI5HT]ZBBDBdO13
R1
R0
R5
8D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_ra_channel.v
FD:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_ra_channel.v
R10
R2
r1
!s85 0
31
Z15 !s108 1456805770.000000
!s107 D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_ra_channel.v|
!s90 -reportprogress|300|-work|COREAXI_LIB|D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_ra_channel.v|
!s101 -O0
!i113 1
R3
vaxi_rd_channel
R4
!i10b 1
!s100 ReEkKXHfN;2fZS>i0WJ2L3
I`k8m@1VVzV3_L6RQP9GBm3
R1
R0
R5
8D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_rd_channel.v
FD:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_rd_channel.v
R10
R2
r1
!s85 0
31
Z16 !s108 1456805767.000000
!s107 D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_rd_channel.v|
!s90 -reportprogress|300|-work|COREAXI_LIB|D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_rd_channel.v|
!s101 -O0
!i113 1
R3
vaxi_rdmatrix_16Sto1M
R4
!i10b 1
!s100 0T77n5ZEKek1`ZMnjjd6C1
ITOaz[[9:j?RaUeI<bT<kS2
R1
R0
R5
8D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_rdmatrix_16Sto1M.v
FD:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_rdmatrix_16Sto1M.v
R10
R2
r1
!s85 0
31
R16
!s107 D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_rdmatrix_16Sto1M.v|
!s90 -reportprogress|300|-work|COREAXI_LIB|D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_rdmatrix_16Sto1M.v|
!s101 -O0
!i113 1
R3
naxi_rdmatrix_16@sto1@m
vaxi_rdmatrix_4Mto1S
R13
!i10b 1
!s100 A:B:X^hzBW][zS^j]_3_W0
I]DZ`zUOARRf3OVkFLS2IL0
R1
R0
R5
8D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_rdmatrix_4Mto1S.v
FD:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_rdmatrix_4Mto1S.v
Z17 L0 32
R2
r1
!s85 0
31
Z18 !s108 1456805769.000000
!s107 D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_rdmatrix_4Mto1S.v|
!s90 -reportprogress|300|-work|COREAXI_LIB|D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_rdmatrix_4Mto1S.v|
!s101 -O0
!i113 1
R3
naxi_rdmatrix_4@mto1@s
vaxi_rdmatrix_4Mto1S_hgs_high
Z19 !s110 1456805770
!i10b 1
!s100 fYUH7ko;ElT@UXDbPYIHA2
IWQDOkinG4TS7e]>hKYDLH0
R1
R0
R5
8D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_rdmatrix_4Mto1S_hgs_high.v
FD:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_rdmatrix_4Mto1S_hgs_high.v
R17
R2
r1
!s85 0
31
R18
!s107 D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_rdmatrix_4Mto1S_hgs_high.v|
!s90 -reportprogress|300|-work|COREAXI_LIB|D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_rdmatrix_4Mto1S_hgs_high.v|
!s101 -O0
!i113 1
R3
naxi_rdmatrix_4@mto1@s_hgs_high
vaxi_rdmatrix_4Mto1S_hgs_low
R19
!i10b 1
!s100 bPL]^Lb1amJDo;he=U<GU1
IPfWRGjb76T23z=bUiZJ=i3
R1
R0
R5
8D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_rdmatrix_4Mto1S_hgs_low.v
FD:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_rdmatrix_4Mto1S_hgs_low.v
R17
R2
r1
!s85 0
31
R15
!s107 D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_rdmatrix_4Mto1S_hgs_low.v|
!s90 -reportprogress|300|-work|COREAXI_LIB|D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_rdmatrix_4Mto1S_hgs_low.v|
!s101 -O0
!i113 1
R3
naxi_rdmatrix_4@mto1@s_hgs_low
vaxi_slave_stage
R6
!i10b 1
!s100 EBo<a5WTZIQK2nDITkNEW0
I[:Ehab8_Gfaja2CZ`S5nT0
R1
R0
R5
8D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_slave_stage.v
FD:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_slave_stage.v
L0 23
R2
r1
!s85 0
31
R8
!s107 D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_slave_stage.v|
!s90 -reportprogress|300|-work|COREAXI_LIB|D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_slave_stage.v|
!s101 -O0
!i113 1
R3
vaxi_WA_ARBITER
R14
!i10b 1
!s100 b^Yi;e8afSk;4HG]Hd=G:0
I;6NZfl1BX;AYei^6S49K92
R1
R0
R5
8D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_wa_arbiter.v
FD:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_wa_arbiter.v
R7
R2
r1
!s85 0
31
Z20 !s108 1456805771.000000
!s107 D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_wa_arbiter.v|
!s90 -reportprogress|300|-work|COREAXI_LIB|D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_wa_arbiter.v|
!s101 -O0
!i113 1
R3
naxi_@w@a_@a@r@b@i@t@e@r
vaxi_wa_channel
Z21 !s110 1456805773
!i10b 1
!s100 kVZ6;L<E1X<>nf1jAgo6_1
ICO`QlUK:YE^O5Q2a6E_OI2
R1
R0
R5
8D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_wa_channel.v
FD:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_wa_channel.v
R10
R2
r1
!s85 0
31
!s108 1456805773.000000
!s107 D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_wa_channel.v|
!s90 -reportprogress|300|-work|COREAXI_LIB|D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_wa_channel.v|
!s101 -O0
!i113 1
R3
vaxi_WD_ARBITER
!s110 1456805774
!i10b 1
!s100 jR0Iczi`G4Ce2aagUPEWV1
IR0Q<QS0_j1nTUV<?eNk?T3
R1
R0
R5
8D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_wd_arbiter.v
FD:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_wd_arbiter.v
R7
R2
r1
!s85 0
31
!s108 1456805774.000000
!s107 D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_wd_arbiter.v|
!s90 -reportprogress|300|-work|COREAXI_LIB|D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_wd_arbiter.v|
!s101 -O0
!i113 1
R3
naxi_@w@d_@a@r@b@i@t@e@r
vaxi_wd_channel
!s110 1456805775
!i10b 1
!s100 BQ@@K7io1omfYMJaoWU^50
IhO8AL?X]BObm<aSDnFbe02
R1
R0
R5
8D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_wd_channel.v
FD:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_wd_channel.v
R10
R2
r1
!s85 0
31
R12
!s107 D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_wd_channel.v|
!s90 -reportprogress|300|-work|COREAXI_LIB|D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_wd_channel.v|
!s101 -O0
!i113 1
R3
vaxi_wresp_channel
R9
!i10b 1
!s100 9dZ01nI>^UKLO@J31Xb^Y2
IB1TJeXD;HKAkHjFOHB[a^1
R1
R0
R5
8D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_wresp_channel.v
FD:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_wresp_channel.v
R10
R2
r1
!s85 0
31
R16
!s107 D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_wresp_channel.v|
!s90 -reportprogress|300|-work|COREAXI_LIB|D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_wresp_channel.v|
!s101 -O0
!i113 1
R3
vaxi_wrmatrix_4Mto1S
Z22 !s110 1456805772
!i10b 1
!s100 2zg4zGeiEkAfAA5M=@hlN1
I5c]ii[R176z[<Z2Y865k]1
R1
R0
R5
8D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_wrmatrix_4Mto1S.v
FD:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_wrmatrix_4Mto1S.v
R10
R2
r1
!s85 0
31
R20
!s107 D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_wrmatrix_4Mto1S.v|
!s90 -reportprogress|300|-work|COREAXI_LIB|D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_wrmatrix_4Mto1S.v|
!s101 -O0
!i113 1
R3
naxi_wrmatrix_4@mto1@s
vaxi_wrmatrix_4Mto1S_hgs_high
R22
!i10b 1
!s100 OY4]?[@Ae67S1ahl_Tg9O0
IkbSjM=e0mHNDa?NON?MSP2
R1
R0
R5
8D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_wrmatrix_4Mto1S_hgs_high.v
FD:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_wrmatrix_4Mto1S_hgs_high.v
R10
R2
r1
!s85 0
31
Z23 !s108 1456805772.000000
!s107 D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_wrmatrix_4Mto1S_hgs_high.v|
!s90 -reportprogress|300|-work|COREAXI_LIB|D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_wrmatrix_4Mto1S_hgs_high.v|
!s101 -O0
!i113 1
R3
naxi_wrmatrix_4@mto1@s_hgs_high
vaxi_wrmatrix_4Mto1S_hgs_low
R21
!i10b 1
!s100 [SFNYQb]aVQHc^<egR1TU2
Im5l=]FmLDCegD48ZE<=`12
R1
R0
R5
8D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_wrmatrix_4Mto1S_hgs_low.v
FD:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_wrmatrix_4Mto1S_hgs_low.v
R10
R2
r1
!s85 0
31
R23
!s107 D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_wrmatrix_4Mto1S_hgs_low.v|
!s90 -reportprogress|300|-work|COREAXI_LIB|D:/11.7_Upload/Accessing_EXT_SDRAM/Access_EXT_SDRAM/component/Actel/DirectCore/COREAXI/3.2.101/rtl/vlog/core/axi_wrmatrix_4Mto1S_hgs_low.v|
!s101 -O0
!i113 1
R3
naxi_wrmatrix_4@mto1@s_hgs_low
