m255
K3
z0
13
cModel Technology
dF:\SF2_appnotes\FABRIC_SRAM_INIT\simulation
vCLK_GEN
Z0 !s110 1397580547
I1W6gUSeQaBS05h__>1[3W1
Z1 V`JN@9S9cnhjKRR_L]QIcM3
Z2 dE:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/simulation
Z3 w1393470360
8E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/Simulation/CLK_GEN/1.0.1/CLK_GEN.v
FE:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/Simulation/CLK_GEN/1.0.1/CLK_GEN.v
L0 2
Z4 OW;L;10.2c;57
r1
31
Z5 o-work presynth -O0
Z6 !s92 +incdir+E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/Simulation/CLK_GEN/1.0.1 +incdir+E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/stimulus +incdir+E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/Simulation/RESET_GEN/1.0.1 +incdir+E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/my_testbench -work presynth -O0
n@c@l@k_@g@e@n
!i10b 1
!s100 fELLeS1AJiiV5_Z8]K>4?0
!s85 0
!s108 1397580547.237000
!s107 E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/Simulation/CLK_GEN/1.0.1/CLK_GEN.v|
!s90 -reportprogress|300|+incdir+E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/Simulation/CLK_GEN/1.0.1|+incdir+E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/stimulus|+incdir+E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/Simulation/RESET_GEN/1.0.1|+incdir+E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/my_testbench|-work|presynth|E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/Simulation/CLK_GEN/1.0.1/CLK_GEN.v|
!s101 -O0
vCoreResetP
Z7 !s110 1397580545
I=i?E0W[fXW2kozlMA>PJF0
R1
R2
Z8 w1393387769
8E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/DirectCore/CoreResetP/5.1.100/rtl/vlog/core/coreresetp.v
FE:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/DirectCore/CoreResetP/5.1.100/rtl/vlog/core/coreresetp.v
L0 23
R4
r1
31
R5
n@core@reset@p
!i10b 1
!s100 9P6zhKcAQfR<KK0@D7@Ud3
!s85 0
!s108 1397580545.437000
!s107 E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/DirectCore/CoreResetP/5.1.100/rtl/vlog/core/coreresetp.v|
!s90 -reportprogress|300|-work|presynth|E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/DirectCore/CoreResetP/5.1.100/rtl/vlog/core/coreresetp.v|
!s101 -O0
vcoreresetp_pcie_hotreset
R7
Ie1ImZ`TOaH]hgiZkaCnZJ1
R1
R2
R8
8E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/DirectCore/CoreResetP/5.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v
FE:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/DirectCore/CoreResetP/5.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v
L0 31
R4
r1
31
R5
!i10b 1
!s100 ]6RK;gV3al>`S6jIcHz;41
!s85 0
!s108 1397580545.357000
!s107 E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/DirectCore/CoreResetP/5.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v|
!s90 -reportprogress|300|-work|presynth|E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/DirectCore/CoreResetP/5.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v|
!s101 -O0
vcounter28
IX[j<gMgI><_ahJHLBZ>gl2
VL^3Z;Ikk9al5TNcN0IGW43
dE:\SRAM_Init\FABRIC_SRAM_INIT\simulation
w1381278382
8E:/SRAM_Init/FABRIC_SRAM_INIT/hdl/Count28.v
FE:/SRAM_Init/FABRIC_SRAM_INIT/hdl/Count28.v
L0 3
Z9 OW;L;10.1c;51
r1
31
R5
!s100 QJ[gKdIe^G4QTQA8QT[I>2
!s90 -reportprogress|300|-work|presynth|E:/SRAM_Init/FABRIC_SRAM_INIT/hdl/Count28.v|
!s108 1381280173.643000
!s107 E:/SRAM_Init/FABRIC_SRAM_INIT/hdl/Count28.v|
!i10b 1
!s85 0
!s101 -O0
vFABRIC_SRAM_INIT
IQj?zlCQM]Nj6fbfNnC2lk2
V@I2W`FS9kbK[TF4<Ne7CM2
Z10 dD:\Appsnotes\2013\RAM_initilization\FROM_MSS\FABRIC_SRAM_INIT\simulation
w1368842177
8D:/Appsnotes/2013/RAM_initilization/FROM_MSS/FABRIC_SRAM_INIT/component/work/FABRIC_SRAM_INIT/FABRIC_SRAM_INIT.v
FD:/Appsnotes/2013/RAM_initilization/FROM_MSS/FABRIC_SRAM_INIT/component/work/FABRIC_SRAM_INIT/FABRIC_SRAM_INIT.v
L0 9
R9
r1
31
R5
n@f@a@b@r@i@c_@s@r@a@m_@i@n@i@t
!s100 JFS=dkKL3o@LmlkRW=m5Z1
!s90 -reportprogress|300|-work|presynth|D:/Appsnotes/2013/RAM_initilization/FROM_MSS/FABRIC_SRAM_INIT/component/work/FABRIC_SRAM_INIT/FABRIC_SRAM_INIT.v|
!s108 1369260306.471000
!s107 D:/Appsnotes/2013/RAM_initilization/FROM_MSS/FABRIC_SRAM_INIT/component/work/FABRIC_SRAM_INIT/FABRIC_SRAM_INIT.v|
!i10b 1
!s85 0
!s101 -O0
vFABRIC_SRAM_INIT_MSS
I=lPhPh9nJ`=6OSLY6c8J^2
VYX^o`]<Hk9k[X44UNISU30
R10
w1369248108
8D:/Appsnotes/2013/RAM_initilization/FROM_MSS/FABRIC_SRAM_INIT/component/work/FABRIC_SRAM_INIT_MSS/FABRIC_SRAM_INIT_MSS.v
FD:/Appsnotes/2013/RAM_initilization/FROM_MSS/FABRIC_SRAM_INIT/component/work/FABRIC_SRAM_INIT_MSS/FABRIC_SRAM_INIT_MSS.v
L0 9
R9
r1
31
R5
n@f@a@b@r@i@c_@s@r@a@m_@i@n@i@t_@m@s@s
!s100 hP^LDagIkbfSfK6HQaT9l1
!s90 -reportprogress|300|-work|presynth|D:/Appsnotes/2013/RAM_initilization/FROM_MSS/FABRIC_SRAM_INIT/component/work/FABRIC_SRAM_INIT_MSS/FABRIC_SRAM_INIT_MSS.v|
!s108 1369260306.391000
!s107 D:/Appsnotes/2013/RAM_initilization/FROM_MSS/FABRIC_SRAM_INIT/component/work/FABRIC_SRAM_INIT_MSS/FABRIC_SRAM_INIT_MSS.v|
!i10b 1
!s85 0
!s101 -O0
vmem_apb_wrp
Z11 !s110 1397580546
IG3iYJLj0dXblWl^Ld8IoB3
R1
R2
w1368873440
8E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/hdl/mem_apb_wrp.v
FE:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/hdl/mem_apb_wrp.v
L0 19
R4
r1
31
R5
!i10b 1
!s100 RW]=blOnbhJcH9ZK1:1mO1
!s85 0
!s108 1397580546.437000
!s107 E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/hdl/mem_apb_wrp.v|
!s90 -reportprogress|300|-work|presynth|E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/hdl/mem_apb_wrp.v|
!s101 -O0
vmux_blk
R11
InNnmnN:kmTh>_Je=M?Z[`1
R1
R2
w1368873390
8E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/hdl/mux_blk.v
FE:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/hdl/mux_blk.v
L0 19
R4
r1
31
R5
!i10b 1
!s100 zj?X8OVgi<<fC0cFi6gZ;1
!s85 0
!s108 1397580546.512000
!s107 E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/hdl/mux_blk.v|
!s90 -reportprogress|300|-work|presynth|E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/hdl/mux_blk.v|
!s101 -O0
vmy_cnt6
Z12 !s110 1397580547
I>WQkejmG6c^l`B@zXS]QJ2
R1
R2
Z13 w1368547062
8E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/stimulus/my_cnt6.v
FE:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/stimulus/my_cnt6.v
L0 3
R4
r1
31
R5
R6
!i10b 1
!s100 Qb4W>f8=ezbgI8_A3hzSO2
!s85 0
!s108 1397580547.302000
!s107 E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/stimulus/my_cnt6.v|
!s90 -reportprogress|300|+incdir+E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/Simulation/CLK_GEN/1.0.1|+incdir+E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/stimulus|+incdir+E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/Simulation/RESET_GEN/1.0.1|+incdir+E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/my_testbench|-work|presynth|E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/stimulus/my_cnt6.v|
!s101 -O0
vmy_cnt8
R12
IR7]H@jYi^N6MUl4J70>R`1
R1
R2
R13
8E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/stimulus/my_cnt8.v
FE:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/stimulus/my_cnt8.v
L0 2
R4
r1
31
R5
R6
!i10b 1
!s100 K>1Z1]]ZR?MM61RU;Fl6g3
!s85 0
!s108 1397580547.377000
!s107 E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/stimulus/my_cnt8.v|
!s90 -reportprogress|300|+incdir+E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/Simulation/CLK_GEN/1.0.1|+incdir+E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/stimulus|+incdir+E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/Simulation/RESET_GEN/1.0.1|+incdir+E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/my_testbench|-work|presynth|E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/stimulus/my_cnt8.v|
!s101 -O0
vmy_mss
IidjI1z531bJdW`3G`gWeG1
R1
R2
Z14 w1394238081
8E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/my_mss/my_mss.v
FE:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/my_mss/my_mss.v
L0 9
R4
r1
31
R5
R11
!i10b 1
!s100 dUE<]i_meEiDHDlQ^808D1
!s85 0
!s108 1397580546.287000
!s107 E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/my_mss/my_mss.v|
!s90 -reportprogress|300|-work|presynth|E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/my_mss/my_mss.v|
!s101 -O0
vmy_mss_CCC_0_FCCC
IDh8JET3CN^?_M[jCYfB_83
R1
R2
w1394238079
8E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/my_mss/CCC_0/my_mss_CCC_0_FCCC.v
FE:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/my_mss/CCC_0/my_mss_CCC_0_FCCC.v
L0 5
R4
r1
31
R5
nmy_mss_@c@c@c_0_@f@c@c@c
R7
!i10b 1
!s100 HUhEBiaN:nV52jlAhIdSF3
!s85 0
!s108 1397580545.292000
!s107 E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/my_mss/CCC_0/my_mss_CCC_0_FCCC.v|
!s90 -reportprogress|300|-work|presynth|E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/my_mss/CCC_0/my_mss_CCC_0_FCCC.v|
!s101 -O0
vmy_mss_FABOSC_0_OSC
R7
IjB5mHfl3LLCd_AFzaWN<M1
R1
R2
R14
8E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/my_mss/FABOSC_0/my_mss_FABOSC_0_OSC.v
FE:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/my_mss/FABOSC_0/my_mss_FABOSC_0_OSC.v
L0 5
R4
r1
31
R5
nmy_mss_@f@a@b@o@s@c_0_@o@s@c
!i10b 1
!s100 >KE1dAZ`1Id53T22YT`4e1
!s85 0
!s108 1397580545.522000
!s107 E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/my_mss/FABOSC_0/my_mss_FABOSC_0_OSC.v|
!s90 -reportprogress|300|-work|presynth|E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/my_mss/FABOSC_0/my_mss_FABOSC_0_OSC.v|
!s101 -O0
vmy_mss_MSS
R7
I`2Nc73S]XkLU[hDePd85f3
R1
R2
w1394238076
8E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/my_mss_MSS/my_mss_MSS.v
FE:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/my_mss_MSS/my_mss_MSS.v
L0 9
R4
r1
31
R5
nmy_mss_@m@s@s
!i10b 1
!s100 8X;J]`4K=oLlJ8`PPofSC3
!s85 0
!s108 1397580545.582000
!s107 E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/my_mss_MSS/my_mss_MSS.v|
!s90 -reportprogress|300|-work|presynth|E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/my_mss_MSS/my_mss_MSS.v|
!s101 -O0
vmy_mss_top
R11
IXVL4mWbPgf>KL>L>j8]Nj0
R1
R2
w1396375569
8E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/my_mss_top/my_mss_top.v
FE:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/my_mss_top/my_mss_top.v
L0 9
R4
r1
31
R5
!i10b 1
!s100 U2]nao_il?>29ImWJ2YiB3
!s85 0
!s108 1397580546.367000
!s107 E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/my_mss_top/my_mss_top.v|
!s90 -reportprogress|300|-work|presynth|E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/my_mss_top/my_mss_top.v|
!s101 -O0
vmy_testbench
R12
!i10b 1
!s100 QXoDV4`P^XOGEJPR[Sc]j3
IEBHL98cC8hO5U@Qg2F3A43
R1
R2
w1394161982
8E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/my_testbench/my_testbench.v
FE:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/my_testbench/my_testbench.v
L0 9
R4
r1
!s85 0
31
!s108 1397580547.572000
!s107 E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/my_testbench/my_testbench.v|
!s90 -reportprogress|300|+incdir+E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/Simulation/CLK_GEN/1.0.1|+incdir+E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/stimulus|+incdir+E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/Simulation/RESET_GEN/1.0.1|+incdir+E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/my_testbench|-work|presynth|E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/my_testbench/my_testbench.v|
!s101 -O0
R5
R6
vRAM_with_wrapper
R11
I;diWl:JeOXaAAi7853bo=2
R1
R2
Z15 w1381223480
8E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/RAM_with_wrapper/RAM_with_wrapper.v
FE:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/RAM_with_wrapper/RAM_with_wrapper.v
L0 9
R4
r1
31
R5
n@r@a@m_with_wrapper
!i10b 1
!s100 l^<bN12FSLAhV^AVjOE0H1
!s85 0
!s108 1397580546.642000
!s107 E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/RAM_with_wrapper/RAM_with_wrapper.v|
!s90 -reportprogress|300|-work|presynth|E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/RAM_with_wrapper/RAM_with_wrapper.v|
!s101 -O0
vRAM_with_wrapper_SRAM_64x8_0_TPSRAM
R11
ITPDXi`mFnD7B]KbndziC02
R1
R2
R15
8E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/RAM_with_wrapper/SRAM_64x8_0/RAM_with_wrapper_SRAM_64x8_0_TPSRAM.v
FE:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/RAM_with_wrapper/SRAM_64x8_0/RAM_with_wrapper_SRAM_64x8_0_TPSRAM.v
L0 5
R4
r1
31
R5
n@r@a@m_with_wrapper_@s@r@a@m_64x8_0_@t@p@s@r@a@m
!i10b 1
!s100 3@?beih;clmGT2E<D4Vz11
!s85 0
!s108 1397580546.582000
!s107 E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/RAM_with_wrapper/SRAM_64x8_0/RAM_with_wrapper_SRAM_64x8_0_TPSRAM.v|
!s90 -reportprogress|300|-work|presynth|E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/RAM_with_wrapper/SRAM_64x8_0/RAM_with_wrapper_SRAM_64x8_0_TPSRAM.v|
!s101 -O0
vRAM_with_wrapper_TPSRAM_0_TPSRAM
IamYRl<2A2>c332m=ao=Jd3
V7WXJ3cWU?ke;dkhOW@hbF2
R10
w1368992288
8D:/Appsnotes/2013/RAM_initilization/FROM_MSS/FABRIC_SRAM_INIT/component/work/RAM_with_wrapper/TPSRAM_0/RAM_with_wrapper_TPSRAM_0_TPSRAM.v
FD:/Appsnotes/2013/RAM_initilization/FROM_MSS/FABRIC_SRAM_INIT/component/work/RAM_with_wrapper/TPSRAM_0/RAM_with_wrapper_TPSRAM_0_TPSRAM.v
L0 5
R9
r1
31
R5
n@r@a@m_with_wrapper_@t@p@s@r@a@m_0_@t@p@s@r@a@m
!s100 NJ_S]He@d?nHbHGoQH2bz1
!s90 -reportprogress|300|-work|presynth|D:/Appsnotes/2013/RAM_initilization/FROM_MSS/FABRIC_SRAM_INIT/component/work/RAM_with_wrapper/TPSRAM_0/RAM_with_wrapper_TPSRAM_0_TPSRAM.v|
!s108 1369244954.479000
!s107 D:/Appsnotes/2013/RAM_initilization/FROM_MSS/FABRIC_SRAM_INIT/component/work/RAM_with_wrapper/TPSRAM_0/RAM_with_wrapper_TPSRAM_0_TPSRAM.v|
!i10b 1
!s85 0
!s101 -O0
vRESET_GEN
R12
Ie43AI3=6lfTan?WP=WADM2
R1
R2
R3
8E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.v
FE:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.v
L0 3
R4
r1
31
R5
R6
n@r@e@s@e@t_@g@e@n
!i10b 1
!s100 b3IJeIYIQB4f2^K0:lmF>2
!s85 0
!s108 1397580547.442000
!s107 E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.v|
!s90 -reportprogress|300|+incdir+E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/Simulation/CLK_GEN/1.0.1|+incdir+E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/stimulus|+incdir+E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/Simulation/RESET_GEN/1.0.1|+incdir+E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/my_testbench|-work|presynth|E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.v|
!s101 -O0
vTop
IJ2^5mjFcXT^V01`hme;>c0
R1
dE:/Microsemi_prj/AC392_SRAM_Init/FROM_MSS/del/FABRIC_SRAM_INIT/simulation
w1394145367
8E:/Microsemi_prj/AC392_SRAM_Init/FROM_MSS/del/FABRIC_SRAM_INIT/component/work/Top/Top.v
FE:/Microsemi_prj/AC392_SRAM_Init/FROM_MSS/del/FABRIC_SRAM_INIT/component/work/Top/Top.v
L0 9
R4
r1
31
R5
n@top
!s110 1394145992
!i10b 1
!s100 P137oAi:I_;A@[XMlSld=3
!s85 0
!s108 1394145992.531000
!s107 E:/Microsemi_prj/AC392_SRAM_Init/FROM_MSS/del/FABRIC_SRAM_INIT/component/work/Top/Top.v|
!s90 -reportprogress|300|-work|presynth|E:/Microsemi_prj/AC392_SRAM_Init/FROM_MSS/del/FABRIC_SRAM_INIT/component/work/Top/Top.v|
!s101 -O0
vTop_CCC_0_CCC
IWVQkQKcHF_:UXTDo:Fn?Z3
VLfB;ieP<XRaM0AELVa?Oo3
dD:\Appsnotes\2012\RAM_initilization\FROM_MSS\Posted_design\M2S_AC392_DF\FABRIC_SRAM_INIT\simulation
w1361996037
8D:/Appsnotes/2012/RAM_initilization/FROM_MSS/Posted_design/M2S_AC392_DF/FABRIC_SRAM_INIT/component/work/Top/CCC_0/Top_CCC_0_CCC.v
FD:/Appsnotes/2012/RAM_initilization/FROM_MSS/Posted_design/M2S_AC392_DF/FABRIC_SRAM_INIT/component/work/Top/CCC_0/Top_CCC_0_CCC.v
L0 5
R9
r1
31
R5
n@top_@c@c@c_0_@c@c@c
!s100 hj?3OoLMIbXUG3>gzll>U3
!s90 -reportprogress|300|-work|presynth|D:/Appsnotes/2012/RAM_initilization/FROM_MSS/Posted_design/M2S_AC392_DF/FABRIC_SRAM_INIT/component/work/Top/CCC_0/Top_CCC_0_CCC.v|
!s108 1361996179.961000
!s107 D:/Appsnotes/2012/RAM_initilization/FROM_MSS/Posted_design/M2S_AC392_DF/FABRIC_SRAM_INIT/component/work/Top/CCC_0/Top_CCC_0_CCC.v|
!i10b 1
!s85 0
!s101 -O0
vTop_CCC_0_FCCC
IC=RMAFL5@49NKDiE3A8ef3
Vm3RP;GI:Y>6BXIaQXO?=U1
R10
w1369245849
8D:/Appsnotes/2013/RAM_initilization/FROM_MSS/FABRIC_SRAM_INIT/component/work/Top/CCC_0/Top_CCC_0_FCCC.v
FD:/Appsnotes/2013/RAM_initilization/FROM_MSS/FABRIC_SRAM_INIT/component/work/Top/CCC_0/Top_CCC_0_FCCC.v
L0 5
R9
r1
31
R5
n@top_@c@c@c_0_@f@c@c@c
!s100 D0YC6;bb0ddZKG5lNh2871
!s90 -reportprogress|300|-work|presynth|D:/Appsnotes/2013/RAM_initilization/FROM_MSS/FABRIC_SRAM_INIT/component/work/Top/CCC_0/Top_CCC_0_FCCC.v|
!s108 1369260306.293000
!s107 D:/Appsnotes/2013/RAM_initilization/FROM_MSS/FABRIC_SRAM_INIT/component/work/Top/CCC_0/Top_CCC_0_FCCC.v|
!i10b 1
!s85 0
!s101 -O0
vTop_M3_Master
IaNYgcb@mP7JeGIH]^0D422
R1
R2
w1397580496
8E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/Top_M3_Master/Top_M3_Master.v
FE:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/Top_M3_Master/Top_M3_Master.v
L0 9
R4
r1
31
R5
n@top_@m3_@master
R12
!i10b 1
!s100 kedj1:gS63ZMD4UkZK2z20
!s85 0
!s108 1397580547.172000
!s107 E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/Top_M3_Master/Top_M3_Master.v|
!s90 -reportprogress|300|-work|presynth|E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/Top_M3_Master/Top_M3_Master.v|
!s101 -O0
vTop_OSC_0_OSC
IdnmIP2VMJa@4beYWlh:i72
VGO6lH7HzIhI^iGgYkJ`7^1
R10
w1369245852
8D:/Appsnotes/2013/RAM_initilization/FROM_MSS/FABRIC_SRAM_INIT/component/work/Top/OSC_0/Top_OSC_0_OSC.v
FD:/Appsnotes/2013/RAM_initilization/FROM_MSS/FABRIC_SRAM_INIT/component/work/Top/OSC_0/Top_OSC_0_OSC.v
L0 5
R9
r1
31
R5
n@top_@o@s@c_0_@o@s@c
!s100 9]>[RZ5Ed=7Z]Q4??UUDR1
!s90 -reportprogress|300|-work|presynth|D:/Appsnotes/2013/RAM_initilization/FROM_MSS/FABRIC_SRAM_INIT/component/work/Top/OSC_0/Top_OSC_0_OSC.v|
!s108 1369260306.556000
!s107 D:/Appsnotes/2013/RAM_initilization/FROM_MSS/FABRIC_SRAM_INIT/component/work/Top/OSC_0/Top_OSC_0_OSC.v|
!i10b 1
!s85 0
!s101 -O0
vuser_rd_wr
R12
I36Zi_fLDe>7Ah11>LPab92
R1
R2
w1369141484
8E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/stimulus/user_rd_wr.v
FE:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/stimulus/user_rd_wr.v
L0 4
R4
r1
31
R5
R6
!i10b 1
!s100 fNhSOG91hf0PjgWk8h>J91
!s85 0
!s108 1397580547.502000
!s107 E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/stimulus/user_rd_wr.v|
!s90 -reportprogress|300|+incdir+E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/Simulation/CLK_GEN/1.0.1|+incdir+E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/stimulus|+incdir+E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/Simulation/RESET_GEN/1.0.1|+incdir+E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/work/my_testbench|-work|presynth|E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/stimulus/user_rd_wr.v|
!s101 -O0
