m255
K3
z0
13
cModel Technology
dF:\SF2_appnotes\FABRIC_SRAM_INIT\simulation
vCAPB3l
ITN^UoFlLm4OA=]e5=[jPL3
VNjAb>SO5;nOCQ[SaL;dl]3
Z0 dD:\Appsnotes\2013\RAM_initilization\FROM_MSS\FABRIC_SRAM_INIT\simulation
Z1 w1368666685
8D:/Appsnotes/2013/RAM_initilization/FROM_MSS/FABRIC_SRAM_INIT/component/Actel/DirectCore/CoreAPB3/4.0.100/rtl/vlog/core_obfuscated/coreapb3_muxptob3.v
FD:/Appsnotes/2013/RAM_initilization/FROM_MSS/FABRIC_SRAM_INIT/component/Actel/DirectCore/CoreAPB3/4.0.100/rtl/vlog/core_obfuscated/coreapb3_muxptob3.v
L0 13
Z2 OW;L;10.1c;51
r1
31
Z3 o-work COREAPB3_LIB -O0
n@c@a@p@b3l
!s100 MK2ZlZQ=S^1jA?7Wzodz60
!s90 -reportprogress|300|-work|COREAPB3_LIB|D:/Appsnotes/2013/RAM_initilization/FROM_MSS/FABRIC_SRAM_INIT/component/Actel/DirectCore/CoreAPB3/4.0.100/rtl/vlog/core_obfuscated/coreapb3_muxptob3.v|
!s108 1369260308.165000
!s107 D:/Appsnotes/2013/RAM_initilization/FROM_MSS/FABRIC_SRAM_INIT/component/Actel/DirectCore/CoreAPB3/4.0.100/rtl/vlog/core_obfuscated/coreapb3_muxptob3.v|
!i10b 1
!s85 0
!s101 -O0
vCAPB3O
IIzaSWl=X4gkl]BU]kc8HC1
V70I:PfAANO4<GjOOdk<m[3
Z4 dD:\Appsnotes\2013\RAM_initilization\FROM_MSS\FABRIC_SRAM_INIT\simulation
R1
8D:/Appsnotes/2013/RAM_initilization/FROM_MSS/FABRIC_SRAM_INIT/component/Actel/DirectCore/CoreAPB3/4.0.100/rtl/vlog/core_obfuscated/coreapb3_iaddr_reg.v
FD:/Appsnotes/2013/RAM_initilization/FROM_MSS/FABRIC_SRAM_INIT/component/Actel/DirectCore/CoreAPB3/4.0.100/rtl/vlog/core_obfuscated/coreapb3_iaddr_reg.v
L0 10
R2
r1
31
R3
n@c@a@p@b3@o
!s100 jWUc^YZ;RYoSJ_^>NZooj0
!s90 -reportprogress|300|-work|COREAPB3_LIB|D:/Appsnotes/2013/RAM_initilization/FROM_MSS/FABRIC_SRAM_INIT/component/Actel/DirectCore/CoreAPB3/4.0.100/rtl/vlog/core_obfuscated/coreapb3_iaddr_reg.v|
!s108 1369260308.255000
!s107 D:/Appsnotes/2013/RAM_initilization/FROM_MSS/FABRIC_SRAM_INIT/component/Actel/DirectCore/CoreAPB3/4.0.100/rtl/vlog/core_obfuscated/coreapb3_iaddr_reg.v|
!i10b 1
!s85 0
!s101 -O0
vCoreAPB3
Z5 !s110 1397580547
!i10b 1
!s100 S]Akj63Jf<UF9I11gRmPG0
IC<=nOHc?iABSQhm]2Z]Yo0
Z6 V`JN@9S9cnhjKRR_L]QIcM3
Z7 dE:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/simulation
Z8 w1393387769
8E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/DirectCore/CoreAPB3/4.0.100/rtl/vlog/core/coreapb3.v
FE:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/DirectCore/CoreAPB3/4.0.100/rtl/vlog/core/coreapb3.v
L0 31
Z9 OW;L;10.2c;57
r1
!s85 0
31
!s108 1397580547.092000
!s107 E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/DirectCore/CoreAPB3/4.0.100/rtl/vlog/core/coreapb3.v|
!s90 -reportprogress|300|-work|COREAPB3_LIB|E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/DirectCore/CoreAPB3/4.0.100/rtl/vlog/core/coreapb3.v|
!s101 -O0
R3
n@core@a@p@b3
vcoreapb3_iaddr_reg
IHcCFT@AWAY4H6aW[4OWfi1
R6
R7
R8
8E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/DirectCore/CoreAPB3/4.0.100/rtl/vlog/core/coreapb3_iaddr_reg.v
FE:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/DirectCore/CoreAPB3/4.0.100/rtl/vlog/core/coreapb3_iaddr_reg.v
L0 21
R9
r1
31
R3
R5
!i10b 1
!s100 DYE<WNM46]W8jFJjCb:RY3
!s85 0
!s108 1397580547.027000
!s107 E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/DirectCore/CoreAPB3/4.0.100/rtl/vlog/core/coreapb3_iaddr_reg.v|
!s90 -reportprogress|300|-work|COREAPB3_LIB|E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/DirectCore/CoreAPB3/4.0.100/rtl/vlog/core/coreapb3_iaddr_reg.v|
!s101 -O0
vCOREAPB3_MUXPTOB3
I:KRb:WV[`:m<:jC?[;EFB3
R6
R7
R8
8E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/DirectCore/CoreAPB3/4.0.100/rtl/vlog/core/coreapb3_muxptob3.v
FE:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/DirectCore/CoreAPB3/4.0.100/rtl/vlog/core/coreapb3_muxptob3.v
L0 30
R9
r1
31
R3
n@c@o@r@e@a@p@b3_@m@u@x@p@t@o@b3
!s110 1397580546
!i10b 1
!s100 K3Z83Q53KBX3Q6W<eXP?L3
!s85 0
!s108 1397580546.962000
!s107 E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/DirectCore/CoreAPB3/4.0.100/rtl/vlog/core/coreapb3_muxptob3.v|
!s90 -reportprogress|300|-work|COREAPB3_LIB|E:/Microsemi_prj/AC392_SRAM_Init/RAM_INIT_FROM_MSS/MSS_MSTR_RAM_INIT/component/Actel/DirectCore/CoreAPB3/4.0.100/rtl/vlog/core/coreapb3_muxptob3.v|
!s101 -O0
