Data Sheet: Demo

Project Settings
FAM: SmartFusion2
Die: M2S090TS
Package: 484 FBGA
Speed Grade: -1
Voltage: 1.2
HDL: Verilog
Project Description: SPI4.2
Location: E:/12.1_Designs/DG0636/SF2_TFTP_Update_Recovery_Demo_DF/Sample_files/Recovery_WA/Demo/component/work/Demo
State (Time): GENERATED ( Tue Jun 11 14:24:08 2019 )

Table of Contents

No IO's

top of page

Cores

No Instances

top of page


No Firmware Generated. Design may not contain any processor subsystems, or firmware have not been downloaded to your vault

top of page

Memory Map
The project contains the following subsystems:


  • CM3 Subsystem

    Master(s) on this bus:
  • CM3


  • Address Range
    DDR_0_SPACE_3 0xD0000000 - 0xDFFFFFFF
    DDR_0_SPACE_2 0xC0000000 - 0xCFFFFFFF
    DDR_0_SPACE_1 0xB0000000 - 0xBFFFFFFF
    DDR_0_SPACE_0 0xA0000000 - 0xAFFFFFFF
    AHB2ENVM1_REGISTERS 0x600C0000 - 0x600FFFFF
    AHB2ENVM0_REGISTERS 0x60080000 - 0x600BFFFF
    ENTIRE_ENVM 0x60000000 - 0x6007FFFF
    ENVM-eNVM 0x60000000 - 0x600162FF
    CACHE_BACKDOOR 0x40400000 - 0x4040FFFF
    MAC 0x40041000 - 0x40041FFF
    SYSREG : RegisterMap 0x40038000 - 0x40038FFF
    SERDES_IF2_0 0x40028000 - 0x4002A3FF
    RTC 0x40017000 - 0x40017FFF
    COMBLK 0x40016000 - 0x40016FFF
    HDMA 0x40014000 - 0x40014FFF
    GPIO 0x40013000 - 0x40013FFF
    MMUART_1 0x40010000 - 0x40010FFF
    H2FINTERRUPT 0x40006000 - 0x40006FFF
    TIMER 0x40004000 - 0x40004FFF
    SPI_0 0x40001000 - 0x40001FFF
    RECYCLED_ESRAM1 0x20012000 - 0x20013FFF
    RECYCLED_ESRAM0 0x20010000 - 0x20011FFF
    ESRAM1 0x20008000 - 0x2000FFFF
    ESRAM0 0x20000000 - 0x20007FFF
    subsystem list, top of page


    range: 0x10000000
    back to CM3 Memory Map


    range: 0x10000000
    back to CM3 Memory Map


    range: 0x10000000
    back to CM3 Memory Map


    range: 0x10000000
    back to CM3 Memory Map


    range: 0x00040000
    back to CM3 Memory Map


    range: 0x00040000
    back to CM3 Memory Map


    range: 0x00080000
    back to CM3 Memory Map


    range: 0x16300
    back to CM3 Memory Map


    range: 0x00010000
    back to CM3 Memory Map


    range: 0x00001000
    back to CM3 Memory Map


    range: 0x00001000
    Address Name R/W Width Reset Value Description
    0x40038000 ESRAM_CR R/W 32 0x0
    0x40038004 ESRAM_MAX_LAT R/W 32 0x0
    0x40038008 DDR_CR R/W 32 0x0
    0x4003800C ENVM_CR R/W 32 0x0
    0x40038010 ENVM_REMAP_BASE_CR R/W 32 0x0
    0x40038014 ENVM_REMAP_FAB_CR R/W 32 0x0
    0x40038018 CC_CR R/W 32 0x0
    0x4003801C CC_REGION_CR R/W 32 0x0
    0x40038020 CC_LOCK_BASE_ADDR_CR R/W 32 0x0
    0x40038024 CC_FLUSH_INDX_CR R/W 32 0x0
    0x40038028 DDRB_BUF_TIMER_CR R/W 32 0x0
    0x4003802C DDRB_NB_ADDR_CR R/W 32 0x0
    0x40038030 DDRB_NB_SIZE_CR R/W 32 0x0
    0x40038034 DDRB_CR R/W 32 0x0
    0x40038038 EDAC_CR R/W 32 0x0
    0x4003803C MASTER_WEIGHT0_CR R/W 32 0x0
    0x40038040 MASTER_WEIGHT1_CR R/W 32 0x0
    0x40038044 SOFT_IRQ_CR R/W 32 0x0
    0x40038048 SOFT_RESET_CR R/W 32 0x0
    0x4003804C M3_CR R/W 32 0x0
    0x40038050 FAB_IF_CR R/W 32 0x0
    0x40038054 LOOPBACK_CR R/W 32 0x0
    0x40038058 GPIO_SYSRESET_SEL_CR R/W 32 0x0
    0x4003805C GPIN_SRC_SEL_CR R/W 32 0x0
    0x40038060 MDDR_CR R/W 32 0x0
    0x40038064 USB_IO_INPUT_SEL_CR R/W 32 0x0
    0x40038068 PERIPH_CLK_MUX_SEL_CR R/W 32 0x0
    0x4003806C WDOG_CR R/W 32 0x0
    0x40038070 MDDR_IO_CALIB_CR R/W 32 0x0
    0x40038074 RESERVED R/W 32 0x0
    0x40038078 EDAC_IRQ_ENABLE_CR R/W 32 0x0
    0x4003807C USB_CR R/W 32 0x0
    0x40038080 ESRAM_PIPELINE_CR R/W 32 0x0
    0x40038084 MSS_IRQ_ENABLE_CR R/W 32 0x0
    0x40038088 RTC_WAKEUP_CR R/W 32 0x0
    0x4003808C MAC_CR R/W 32 0x0
    0x40038090 MSSDDR_PLL_STATUS_LOW_CR R/W 32 0x0
    0x40038094 MSSDDR_PLL_STATUS_HIGH_CR R/W 32 0x0
    0x40038098 MSSDDR_FACC1_CR R/W 32 0x0
    0x4003809C MSSDDR_FACC2_CR R/W 32 0x0
    0x400380A0 PLL_LOCK_EN_CR R/W 32 0x0
    0x400380A4 MSSDDR_CLK_CALIB_CR R/W 32 0x0
    0x400380A8 PLL_DELAY_LINE_SEL_CR R/W 32 0x0
    0x400380AC MAC_STAT_CLRONRD_CR R/W 32 0x0
    0x400380B0 RESET_SOURCE_CR R/W 32 0x0
    0x400380B4 CC_DC_ERR_ADDR_SR R/W 32 0x0
    0x400380B8 CC_IC_ERR_ADDR_SR R/W 32 0x0
    0x400380BC CC_SB_ERR_ADDR_SR R/W 32 0x0
    0x400380C0 RESERVED R/W 32 0x0
    0x400380C4 CC_IC_MISS_CNTR_SR R/W 32 0x0
    0x400380C8 CC_IC_HIT_CNTR_SR R/W 32 0x0
    0x400380CC CC_DC_MISS_CNTR_SR R/W 32 0x0
    0x400380D0 CC_DC_HIT_CNTR_SR R/W 32 0x0
    0x400380D4 CC_IC_TRANS_CNTR_SR R/W 32 0x0
    0x400380D8 CC_DC_TRANS_CNTR_SR R/W 32 0x0
    0x400380DC DDRB_DS_ERR_ADR_SR R/W 32 0x0
    0x400380E0 DDRB_HPD_ERR_ADR_SR R/W 32 0x0
    0x400380E4 DDRB_SW_ERR_ADDR_SR R/W 32 0x0
    0x400380E8 DDRB_BUF_EMPTY_SR R/W 32 0x0
    0x400380EC DDRB_DSBL_DN_SR R/W 32 0x0
    0x400380F0 ESRAM0_EDAC_CNT R/W 32 0x0
    0x400380F4 ERAM1_EDDAC_CNT R/W 32 0x0
    0x400380F8 CC_EDAC_CNT R/W 32 0x0
    0x400380FC MAC_EDAC_TX_CNT R/W 32 0x0
    0x40038100 MAC_EDAC_RX_CNT R/W 32 0x0
    0x40038104 USB_EDAC_CNT R/W 32 0x0
    0x40038108 CAN_EDAC_CNT R/W 32 0x0
    0x4003810C ESRAM0_EDAC_ADR R/W 32 0x0
    0x40038110 ERSAM1_EDAC_ADR R/W 32 0x0
    0x40038114 MAC_EDAC_RX_ADR R/W 32 0x0
    0x40038118 MAC_EDAC_TX_ADR R/W 32 0x0
    0x4003811C CAN_EDAC_ADR R/W 32 0x0
    0x40038120 USB_EDAC_ADR R/W 32 0x0
    0x40038124 MM0_1_2_SECURITY R/W 32 0x0
    0x40038128 MM4_5_DDR_FIC_SECURITY/MM_4_5_FIC64_SECURITY R/W 32 0x0
    0x4003812C MM3_6_7_8_SECURITY R/W 32 0x0
    0x40038130 MM9_SECURITY R/W 32 0x0
    0x40038134 M3_SR R/W 32 0x0
    0x40038138 ETM_COUNT_LOW R/W 32 0x0
    0x4003813C ETM_COUNT_HIGH R/W 32 0x0
    0x40038140 DEVICE_SR R/W 32 0x0
    0x40038144 ENVM_PROTECT_USER R/W 32 0x0
    0x40038148 ENVM_STATUS R/W 32 0x0
    0x4003814C DEVICE_VERSION R/W 32 0x0
    0x40038150 MSSDDR_PLL_STATUS R/W 32 0x0
    0x40038154 USB_SR R/W 32 0x0
    0x40038158 ENVM_SR R/W 32 0x0
    0x4003815C RESERVED R/W 32 0x0
    0x40038160 DDRB_STATUS R/W 32 0x0
    0x40038164 MDDR_IO_CALIB_STATUS R/W 32 0x0
    0x40038168 MSSDDR_CLK_CALIB_STATUS R/W 32 0x0
    0x4003816C WDOGLOAD R/W 32 0x0
    0x40038170 WDOGMVRP R/W 32 0x0
    0x40038174 USERCONFIG0 R/W 32 0x0
    0x40038178 USERCONFIG1 R/W 32 0x0
    0x4003817C USERCONFIG2 R/W 32 0x0
    0x40038180 USERCONFIG3 R/W 32 0x0
    0x40038184 FAB_PROT_SIZE R/W 32 0x0
    0x40038188 FAB_PROT_BASE R/W 32 0x0
    0x4003818C MSS_GPIO_DEF R/W 32 0x0
    0x40038190 EDAC_SR R/W 32 0x0
    0x40038194 MSS_INTERNAL_SR R/W 32 0x0
    0x40038198 MSS_EXTERNAL_SR R/W 32 0x0
    0x4003819C WDOGTIMEOUTEVENT R/W 32 0x0
    0x400381A0 CLR_MSS_COUNTERS R/W 32 0x0
    0x400381A4 CLR_EDAC_COUNTERS R/W 32 0x0
    0x400381A8 FLUSH_CR R/W 32 0x0
    0x400381AC MAC_STAT_CLR_CR R/W 32 0x0
    back to CM3 Memory Map
    width: 32-bit
    Bit Number Name R/W Description
    1 SW_CC_ERSAM1FWREMAP R/W
    0 SW_CC_ESRAMFWREMAP R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    5:3 SW_MAX_LAT_ESRAM1 R/W
    2:0 SW_MAX_LAT_ESRAM0 R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    0 SW_CC_DDRFWREMAP R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    16 ENVM_SENSE_ON R/W
    15 ENVM_PERSIST R/W
    14 NV_DPD1 R/W
    13 NV_DPD0 R/W
    7:5 NV_FREQRNG R/W
    4:0 SW_ENVMREMAPSIZE R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    18:1 SW_ENVMREMAPBASE R/W
    0 SW_ENVMREMAPENABLE R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    18:1 SW_ENVMFABREMAPBASE R/W
    0 SW_ENVMFABREMAPENABLE R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    2 CC_CACHE_LOCK R/W
    1 CC_SBUS_WR_MODE R/W
    0 CC_CACHE_ENB R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    3:0 CC_CACHE_REGION R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    18:0 CC_LOCK_BASEADD R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    5:0 CC_FLUSH_INDEX R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    9:0 DDRB_TIMER R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    15:0 DDRB_NB_ADDR R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    3:0 DDRB_NB_SZ R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    23:20 DDR_IDC_MAP R/W
    19:16 DDR_SW_MAP R/W
    15:12 DDR_HPD_MAP R/W
    11:8 DDR_DS_MAP R/W
    7 DDR_BUF_SZ R/W
    6 DDRB_IDC_EN R/W
    5 DDRB_SW_REN R/W
    4 DDRB_SW_WEN R/W
    3 DDRB_HPD_REN R/W
    2 DDRB_HPD_WEN R/W
    1 DDRB_DS_REN R/W
    0 DDRB_DS_WEN R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    6 CAN_EDAC_EN R/W
    5 USB_EDAC_EN R/W
    4 MAC_EDAC_RX_EN R/W
    3 MAC_EDAC_TX_EN R/W
    1 ESRAM1_EDAC_EN R/W
    0 ESRAM0_EDAC_EN R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    29:25 SW_WEIGHT_PDMA R/W
    24:20 SW_WEIGHT_FAB_1 R/W
    19:15 SW_WEIGHT_FAB_0 R/W
    14:10 SW_WEIGHT_GIGE R/W
    9:5 SW_WEIGHT_S R/W
    4:0 SW_WEIGHT_IC R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    14:10 SW_WEIGHT_G R/W
    9:5 SW_WEIGHT_USB R/W
    4:0 SW_WEIGHT_HPMDA R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    0 SOFTINTERRUPT R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    26 MDDR_DDRFIC_SOFTRESET R/W
    25 MDDR_CTLR_SOFTRESET R/W
    24 MSS_GPOUT_31_24_SOFTRESET R/W
    23 MSS_GPOUT_23_16_SOFTRESET R/W
    22 MSS_GPOUT_15_8_SOFTRESET R/W
    21 MSS_GPOUT_7_0_SOFTRESET R/W
    20 MSS_GPIO_SOFTRESET R/W
    19 FIC_1_SOFTRESET R/W
    18 FIC_0_SOFTRESET R/W
    17 HPDMA_SOFTRESET R/W
    16 FPGA_SOFTRESET R/W
    15 COMBLK_SOFTRESET R/W
    14 USB_SOFTRESET R/W
    13 CAN_SOFTRESET R/W
    12 I2C1_SOFTRESET R/W
    11 I2C0_SOFTRESET R/W
    10 SPI1_SOFTRESET R/W
    9 SPI0_SOFTRESET R/W
    8 MMUART1_SOFTRESET R/W
    7 MMUART0_SOFTRESET R/W
    6 TIMER_SOFTRESET R/W
    5 PDMA_SOFTRESET R/W
    4 MAC_SOFTRESET R/W
    3 ESRAM1_SOFTRESET R/W
    2 ESRAM0_SOFTRESET R/W
    1 ENVM1_SOFTRESET R/W
    0 ENVM0_SOFTRESET R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    28 M3_MPU_DISABLE R/W
    27:26 STCLK_DIVISOR R/W
    25:0 STCALIB R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    9:4 SW_FIC_REG_SEL R/W
    3 FAB1_AHB_MODE R/W
    2 FAB0_AHB_MODE R/W
    1 FAB1_AHB_BYPASS R/W
    0 FAB0_AHB_BYPASS R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    3 MSS_GPIOLOOPBACK R/W
    2 MSS_I2CLOOPBACK R/W
    1 MSS_SPILOOPBACK R/W
    0 MSS_MMUARTLOOPBACK R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    3 MSS_GPIO_31_24_SYSRESET_SEL R/W
    2 MSS_GPIO_23_16_SYSRESET_SEL R/W
    1 MSS_GPIO_15_8_SYSRESET_SEL R/W
    0 MSS_GPIO_7_0_SYSRESET_SEL R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    31:0 MSS_GPINSOURCE R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    3 PHY_SELF_REF_EN R/W
    2 F_AXI_AHB_MODE R/W
    1 SDR_MODE R/W
    0 MDDR_CONFIG_LOCAL R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    1:0 USB_IO_INPUT_SEL R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    2 TRACECLK_DIV2_SEL R/W
    1 SPI1_SCK_FAB_SEL R/W
    0 SPI0_SCK_FAB_SEL R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    1 WDOGMODE R/W
    0 WDOGENABLE R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    14 CALIB_LOCK R/W
    13 CALIB_START R/W
    12 CALIB_TRIM R/W
    11:6 NCODE R/W
    5:0 PCODE R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    14 MDDR_ECC_INT_EN R/W
    13 CAN_EDAC_2E_EN R/W
    12 CAN_EDAC_1E_EN R/W
    11 USB_EDAC_2E_EN R/W
    10 USB_EDAC_1E_EN R/W
    9 MAC_EDAC_RX_2E_EN R/W
    8 MAC_EDAC_RX_1E_EN R/W
    7 MAC_EDAC_TX_2E_EN R/W
    6 MAC_EDAC_TX_1E_EN R/W
    3 ESRAM1_EDAC_2E_EN R/W
    2 ESRAM1_EDAC_1E_EN R/W
    1 ESRAM0_EDAC_2E_EN R/W
    0 ESRAM0_EDAC_1E_EN R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    1 USB_DDR_SELECT R/W
    0 USB_UTMI_SEL R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    0 ESRAM_PIPELINE_ENABLE R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    19:10 DDRB_INTERRUPT_EN R/W
    9:7 CC_INTERRUPT_EN R/W
    6:0 SW_INTERRUPT_EN R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    2 RTC_WAKEUP_C_EN R/W
    1 RTC_WAKEUP_FAB_EN R/W
    0 RTC_WAKEUP_M3_EN R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    8:5 RGMII_TXC_DELAY_SEL R/W
    3:2 ETH_PHY_MODE R/W
    1:0 ETH_LINE_SPEED R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    29:26 FACC_PLL_LOCKCNT R/W
    25:23 FACC_PLL_LOCKWIN R/W
    22:19 FACC_PLL_RANGE R/W
    19:16 FACC_PLL_DIVQ R/W
    15:6 FACC_PLL_DIVF R/W
    5:0 FACC_PLL_DIVR R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    12:8 FACC_PLL_SSMF R/W
    7:6 FACC_PLL_SSMD R/W
    5 FACC_PLL_SSE R/W
    4 FACC_PLL_PD R/W
    3 FACC_PLL_FSE R/W
    2 FACC_PLL_MODE_3V3 R/W
    1 FACC_PLL_MODE_1V2 R/W
    0 FACC_PLL_BYPASS R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    27 FACC_FAB_REF_SEL R/W
    26 CONTROLLER_PLLT_INT R/W
    25 PERSIST_CC R/W
    24:22 BASE_DIVISOR R/W
    21:19 DDR_FIC_DIVISOR R/W
    18:16 FIC_1_DIVISOR R/W
    15:13 FIC_0_DIVISOR R/W
    12 FACC_GLMUX_SEL R/W
    11:9 M3_CLK_DIVISOR R/W
    8 DDR_CLK_EN R/W
    7:5 APB1_DIVISOR R/W
    4:2 APB0_DIVISOR R/W
    1:0 DIVISOR_A R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    13 MSS_XTAL_RTC_EN R/W
    12 MSS_XTAL_EN R/W
    11 MSS_CLK_ENVM_EN R/W
    10 MSS_1MHZ_EN R/W
    9 MSS_25_50MHZ_EN R/W
    8:6 FACC_STANDBY_SEL R/W
    5 FACC_PRE_SRC_SEL R/W
    4:2 FACC_SRC_SEL R/W
    1:0 RTC_CLK_SEL R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    3 FAB_PLL_LOCK_LOST_EN R/W
    2 FAB_PLL_LOCK_EN R/W
    1 MPLL_LOCK_LOST_EN R/W
    0 MPLL_LOCK_EN R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    0 FAB_CALIB_START R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    1:0 PLL_REF_DEL_SEL R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    1 MAC_STAT_CLRONRD R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    7 USER_M3_RESET_DETECT R/W
    6 USER_RESET_DETECT R/W
    5 WDOG_RESET_DETECT R/W
    4 LOCKUP_RESET_DETECT R/W
    3 SOFT_RESET_DETECT R/W
    2 CONTROLLER_M3_RESET_DETECT R/W
    1 CONTROLLER_RESET_DETECT R/W
    0 P0_RESET_DETECT R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    31:0 CC_DC_ERR_ADDR R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    31:0 CC_IC_ERR_ADDR R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    31:0 CC_SB_ERR_ADDR R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    31:0 CC_IC_MISS_CNT R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    31:0 CC_IC_HIT_CNT R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    31:0 CC_DC_MISS_CNT R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    31:0 CC_DC_HIT_CNT R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    31:0 CC_IC_TRANS_CNT R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    31:0 CC_DC_TRANS_CNT R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    31:0 DDRB_DS_ERR_ADD R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    31:0 DDRB_HPD_ERR_ADD R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    31:0 DDRB_SW_ERR_ADD R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    6 DDRB_IDC_RBEMPTY R/W
    5 DDRB_HPD_RBEMPTY R/W
    4 DDRB_HPD_WBEMPTY R/W
    3 DDRB_SW_RBEMPTY R/W
    2 DDRB_SW_EBEMPTY R/W
    1 DDRB_DS_RBEMPTY R/W
    0 DDRB_DS_WBEMPTY R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    6 DDRB_IDC_DSBL_DN R/W
    5 DDRB_HPD_RDSBL_DN R/W
    4 DDRB_HPD_WDSBL_DN R/W
    3 DDRB_SW_RDSBL_DN R/W
    2 DDRB_SW_WDSBL_DN R/W
    1 DDRB_DS_RDSBL_DN R/W
    0 DDRB_DS_WDSBL_DN R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    31:16 ESRAM0_EDAC_CNT_2E R/W
    15:0 ESRAM0_EDAC_CNT_1E R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    31:16 ESRAM1_EDAC_CNT_2E R/W
    15:0 ESRAM1_EDAC_CNT_1E R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    31:16 CC_EDAC_CNT_2E R/W
    15:0 CC_EDAC_CNT_1E R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    31:16 MAC_EDAC_TX_CNT_2E R/W
    15:0 MAC_EDAC_TX_CNT_1E R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    31:16 MAC_EDAC_RX_CNT_2E R/W
    15:0 MAC_EDAC_RX_CNT_1E R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    31:16 USB_EDAC_CNT_2E R/W
    15:0 USB_EDAC_CNT_1E R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    31:16 CAN_EDAC_CNT_2E R/W
    15:0 CAN_EDAC_CNT_1E R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    25:13 ESRAM0_EDAC_2E_AD R/W
    12:0 ESRAM0_EDAC_1E_AD R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    25:13 ESRAM1_EDAC_2E_AD R/W
    12:0 ESRAM1_EDAC_1E_AD R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    25:13 MAC_EDAC_RX_2E_AD R/W
    12:0 MAC_EDAC_RX_1E_AD R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    25:13 MAC_EDAC_TX_2E_AD R/W
    12:0 MAC_EDAC_TX_1E_AD R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    25:13 CAN_EDAC_2E_AD R/W
    12:0 CAN_EDAC_1E_AD R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    25:13 USB_EDAC_2E_AD R/W
    12:0 USB_EDAC_1E_AD R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    9 MM0_1_2_MS6_ALLOWED_W R/W
    8 MM0_1_2_MS6_ALLOWED_R R/W
    7 MM0_1_2_MS3_ALLOWED_W R/W
    6 MM0_1_2_MS3_ALLOWED_R R/W
    5 MM0_1_2_MS2_ALLOWED_W R/W
    4 MM0_1_2_MS2_ALLOWED_R R/W
    3 MM0_1_2_MS1_ALLOWED_W R/W
    2 MM0_1_2_MS1_ALLOWED_R R/W
    1 MM0_1_2_MS0_ALLOWED_W R/W
    0 MM0_1_2_MS0_ALLOWED_R R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    9 MM4_5_DDR_FIC_MS6_ALLOWED_W R/W
    8 MM4_5_DDR_FIC_MS6_ALLOWED_R R/W
    7 MM4_5_DDR_FIC_MS3_ALLOWED_W R/W
    6 MM4_5_DDR_FIC_MS3_ALLOWED_R R/W
    5 MM4_5_DDR_FIC_MS2_ALLOWED_W R/W
    4 MM4_5_DDR_FIC_MS2_ALLOWED_R R/W
    3 MM4_5_DDR_FIC_MS1_ALLOWED_W R/W
    2 MM4_5_DDR_FIC_MS1_ALLOWED_R R/W
    1 MM4_5_DDR_FIC_MS0_ALLOWED_W R/W
    0 MM4_5_DDR_FIC_MS0_ALLOWED_R R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    9 MM3_6_7_8_MS6_ALLOWED_W R/W
    8 MM3_6_7_8_MS6_ALLOWED_R R/W
    7 MM3_6_7_8_MS3_ALLOWED_W R/W
    6 MM3_6_7_8_MS3_ALLOWED_R R/W
    5 MM3_6_7_8_MS2_ALLOWED_W R/W
    4 MM3_6_7_8_MS2_ALLOWED_R R/W
    3 MM3_6_7_8_MS1_ALLOWED_W R/W
    2 MM3_6_7_8_MS1_ALLOWED_R R/W
    1 MM3_6_7_8_MS0_ALLOWED_W R/W
    0 MM3_6_7_8_MS0_ALLOWED_R R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    9 MM9_MS6_ALLOWED_W R/W
    8 MM9_MS6_ALLOWED_R R/W
    7 MM9_MS3_ALLOWED_W R/W
    6 MM9_MS3_ALLOWED_R R/W
    5 MM9_MS2_ALLOWED_W R/W
    4 MM9_MS2_ALLOWED_R R/W
    3 MM9_MS1_ALLOWED_W R/W
    2 MM9_MS1_ALLOWED_R R/W
    1 MM9_MS0_ALLOWED_W R/W
    0 MM9_MS0_ALLOWED_R R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    7:0 CURRPRI R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    31:0 ETMCOUNT_31_0 R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    27:25 ETMINTSTAT R/W
    24:16 ETMINTNUM R/W
    15:0 ETMCOUNT_47_32 R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    6 M3_DEBUG_ENABLE R/W
    5 M3_DISABLE R/W
    4 FLASH_VALID_SYNC R/W
    3 WATCHDOG_FREEZE_SYNC R/W
    2 FF_IN_PROGRESS_SYNC R/W
    1 VIRGIN_PART R/W
    0 CORE_UP_SYNC R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    15 NVM1_UPPER_WRITE_ALLOWED R/W
    14 NVM1_UPPER_OTHERS_ACCESS R/W
    13 NVM1_UPPER_FABRIC_ACCESS R/W
    12 NVM1_UPPER_M3ACCESS R/W
    11 NVM1_LOWER_WRITE_ALLOWED R/W
    10 NVM1_LOWER_OTHERS_ACCESS R/W
    9 NVM1_LOWER_FABRIC_ACCESS R/W
    8 NVM1_LOWER_M3ACCESS R/W
    7 NVM0_UPPER_WRITE_ALLOWED R/W
    6 NVM0_UPPER_OTHERS_ACCESS R/W
    5 NVM0_UPPER_FABRIC_ACCESS R/W
    4 NVM0_UPPER_M3ACCESS R/W
    3 NVM0_LOWER_WRITE_ALLOWED R/W
    2 NVM0_LOWER_OTHERS_ACCESS R/W
    1 NVM0_LOWER_FABRIC_ACCESS R/W
    0 NVM0_LOWER_M3ACCESS R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    0 CODE_SHADOW_EN R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    19:16 IDV R/W
    15:0 IDP R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    2 RCOSC_DIV2 R/W
    1 MPLL_LOCK R/W
    0 FAB_PLL_LOCK R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    1 LPI_CARKIT_EN R/W
    0 POWERDN R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    1:0 ENVM_BUSY R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    31:0 DDRB_DEBUG_STATUS R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    14 CALIB_PCOMP R/W
    13 CALIB_NCOMP R/W
    12:6 CALIB_PCODE R/W
    5:1 CALIB_NCODE R/W
    0 CALIB_STATUS R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    0 FAB_CALIB_FAIL R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    25:0 WDOGLOAD R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    31:0 WDOGMVRP R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    31:0 CONFIG_REG0 R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    31:0 CONFIG_REG1 R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    31:0 CONFIG_REG2 R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    31:0 CONFIG_REG4 R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    5:0 SW_PROTREGIONSIZE R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    31:0 SW_PROTREGIONBASE R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    3 MSS_GPIO_31_24_DEF R/W
    2 MSS_GPIO_23_16_DEF R/W
    1 MSS_GPIO_15_8_DEF R/W
    0 MSS_GPIO_7_0_DEF R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    13 CAN_EDAC_2E R/W
    12 CAN_EDAC_1E R/W
    11 USB_EDAC_2E R/W
    10 USB_EDAC_1E R/W
    9 MAC_EDAC_RX_2E R/W
    8 MAC_EDAC_RX_1E R/W
    7 MAC_EDAC_TX_2E R/W
    6 MAC_EDAC_TX_1E R/W
    3 ESRAM1_EDAC_2E R/W
    2 ESRAM1_EDAC_1E R/W
    1 ESRAM0_EDAC_2E R/W
    0 ESRAM0_EDAC_1E R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    6 DDR_FIC_INT R/W
    5 MDDR_ECC_INT R/W
    4 MDDR_IO_CALIB_INT R/W
    3 FAB_PLL_LOCKLOST_INT R/W
    2 FAB_PLL_LOCK_INT R/W
    1 MPLL_LOCKLOST_INT R/W
    0 MPLL_LOCK_INT R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    18 CC_HRESP_ERR R/W
    17 DDRB_LOCK_MID R/W
    16 DDRB_LCKOUT R/W
    15 DDRB_HPD_WR_ERR R/W
    14 DDRB_SW_WR_ERR R/W
    13 DDRB_DS_WR_ERR R/W
    12:7 DDRB_RDWR_ERR_REG R/W
    6:0 SW_ERRORSTATUS R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    0 WDOGTIMEOUTEVENT R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    5 CC_DC_TRANS_CNTCLR R/W
    4 CC_IC_TRANS_CNTCLR R/W
    3 CC_DC_HIT_CNTCLR R/W
    2 CC_DC_MISS_CNTCLR R/W
    1 CC_IC_HIT_CNTCLR R/W
    0 CC_IC_MISS_CNTCLR R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    13 CAN_EDAC_CNTCLR_2E R/W
    12 CAN_EDAC_CNTCLR_1E R/W
    11 USB_EDAC_CNTCLR_2E R/W
    10 USB_EDAC_CNTCLR_1E R/W
    9 MAC_EDAC_RX_CNTCLR_2E R/W
    8 MAC_EDAC_RX_CNTCLR_1E R/W
    7 MAC_EDAC_TX_CNTCLR_2E R/W
    6 MAC_EDAC_TX_CNTCLR_1E R/W
    3 ESRAM1_EDAC_CNTCLR_2E R/W
    2 ESRAM1_EDAC_CNTCLR_1E R/W
    1 ESRAM0_EDAC_CNTCLR_2E R/W
    0 ESRAM0_EDAC_CNTCLR_1E R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    8 DDRB_INVALID_IDC R/W
    7 DDRB_INVALID_HPD R/W
    6 DDRB_INVALID_SW R/W
    5 DDRB_INVALID_DS R/W
    4 DDRB_FLSHSW R/W
    3 DDRB_FLSHHPD R/W
    2 DDRB_FLSHDS R/W
    1 CC_FLUSH_CHLINE R/W
    0 CC_FLUSH_CACHE R/W
    back to SYSREG Registers

    width: 32-bit
    Bit Number Name R/W Description
    0 MAC_STAT_CLR R/W
    back to SYSREG Registers



    back to CM3 Memory Map


    range: 0x2400
    back to CM3 Memory Map


    range: 0x1000
    back to CM3 Memory Map


    range: 0x1000
    back to CM3 Memory Map


    range: 0x1000
    back to CM3 Memory Map


    range: 0x1000
    back to CM3 Memory Map


    range: 0x1000
    back to CM3 Memory Map


    range: 0x1000
    back to CM3 Memory Map


    range: 0x1000
    back to CM3 Memory Map


    range: 0x1000
    back to CM3 Memory Map


    range: 0x00002000
    back to CM3 Memory Map


    range: 0x00002000
    back to CM3 Memory Map


    range: 0x00008000
    back to CM3 Memory Map


    range: 0x00008000
    back to CM3 Memory Map