
#####  START OF RAM REPORT  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                 PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                              DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)      
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
YES              COREFFT_0.genblk1\.DUT_INPLACE.genblk1\.outBuff_0.outBuf_0.SmFu4_sram\.smGen_RAM_0.top_COREFFT_0_ram_smGen_R0C0              NA                 NA                 COREFFT_0.genblk1\.DUT_INPLACE.genblk1\.outBuff_0.outBuf_0.SmFu4_sram\.smGen_RAM_0.top_COREFFT_0_ram_smGen_R0C0              512X32_512X32          NA                 0       1(0/0/0)                          1(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
YES              COREFFT_0.genblk1\.DUT_INPLACE.genblk1\.outBuff_0.outBuf_1.SmFu4_sram\.smGen_RAM_0.top_COREFFT_0_ram_smGen_R0C0              NA                 NA                 COREFFT_0.genblk1\.DUT_INPLACE.genblk1\.outBuff_0.outBuf_1.SmFu4_sram\.smGen_RAM_0.top_COREFFT_0_ram_smGen_R0C0              512X32_512X32          NA                 0       1(0/0/0)                          1(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
YES              COREFFT_0.genblk1\.DUT_INPLACE.inBuf_0.genblk1\.piBuf.genblk1\.memP.SmFu4_sram\.smGen_RAM_0.top_COREFFT_0_ram_smGen_R0C0     NA                 NA                 COREFFT_0.genblk1\.DUT_INPLACE.inBuf_0.genblk1\.piBuf.genblk1\.memP.SmFu4_sram\.smGen_RAM_0.top_COREFFT_0_ram_smGen_R0C0     512X32_512X32          NA                 0       1(0/0/0)                          1(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
YES              COREFFT_0.genblk1\.DUT_INPLACE.inBuf_0.genblk1\.piBuf.genblk1\.memQ.SmFu4_sram\.smGen_RAM_0.top_COREFFT_0_ram_smGen_R0C0     NA                 NA                 COREFFT_0.genblk1\.DUT_INPLACE.inBuf_0.genblk1\.piBuf.genblk1\.memQ.SmFu4_sram\.smGen_RAM_0.top_COREFFT_0_ram_smGen_R0C0     512X32_512X32          NA                 0       1(0/0/0)                          1(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
YES              COREFFT_0.genblk1\.DUT_INPLACE.inBuf_0.genblk1\.poBuf.genblk1\.memP.SmFu4_sram\.smGen_RAM_0.top_COREFFT_0_ram_smGen_R0C0     NA                 NA                 COREFFT_0.genblk1\.DUT_INPLACE.inBuf_0.genblk1\.poBuf.genblk1\.memP.SmFu4_sram\.smGen_RAM_0.top_COREFFT_0_ram_smGen_R0C0     512X32_512X32          NA                 0       1(0/0/0)                          1(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
YES              COREFFT_0.genblk1\.DUT_INPLACE.inBuf_0.genblk1\.poBuf.genblk1\.memQ.SmFu4_sram\.smGen_RAM_0.top_COREFFT_0_ram_smGen_R0C0     NA                 NA                 COREFFT_0.genblk1\.DUT_INPLACE.inBuf_0.genblk1\.poBuf.genblk1\.memQ.SmFu4_sram\.smGen_RAM_0.top_COREFFT_0_ram_smGen_R0C0     512X32_512X32          NA                 0       1(0/0/0)                          1(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
YES              COREFFT_0.genblk1\.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_sram\.smGen_RAM_0.top_COREFFT_0_ram_smGen_R0C0                      NA                 NA                 COREFFT_0.genblk1\.DUT_INPLACE.twidLUT_1.twidLUT_0.SmFu4_sram\.smGen_RAM_0.top_COREFFT_0_ram_smGen_R0C0                      512X32_512X32          NA                 0       1(0/0/0)                          1(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
YES              Coef_Buffer.top_Coef_Buffer_TPSRAM_R0C0                                                                                      NA                 NA                 Coef_Buffer.top_Coef_Buffer_TPSRAM_R0C0                                                                                      1KX16_1KX16            NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
YES              FFT_IM_Buffer.top_FFT_IM_Buffer_TPSRAM_R0C0                                                                                  NA                 NA                 FFT_IM_Buffer.top_FFT_IM_Buffer_TPSRAM_R0C0                                                                                  1KX16_1KX16            NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
YES              FFT_RE_Buffer.top_FFT_RE_Buffer_TPSRAM_R0C0                                                                                  NA                 NA                 FFT_RE_Buffer.top_FFT_RE_Buffer_TPSRAM_R0C0                                                                                  1KX16_1KX16            NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
YES              FIR_IN_Buffer.top_FIR_IN_Buffer_TPSRAM_R0C0                                                                                  NA                 NA                 FIR_IN_Buffer.top_FIR_IN_Buffer_TPSRAM_R0C0                                                                                  1KX16_1KX16            NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
YES              FIR_OUT_Buffer.top_FIR_OUT_Buffer_TPSRAM_R0C0                                                                                NA                 NA                 FIR_OUT_Buffer.top_FIR_OUT_Buffer_TPSRAM_R0C0                                                                                1KX16_1KX16            NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
============================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     A_ADDR_REG(EN/ARST/SRST)     B_ADDR_REG(EN/ARST/SRST)     A_DATA_PIPE_REG(EN/ARST/SRST)     B_DATA_PIPE_REG(EN/ARST/SRST)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
==================================================================================================================================================================================================================================================================

#####  END OF RAM REPORT  #####

