m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/11.7_Upload/IGL2_CP_DSN/M2GL_PCIE_Control_Plane_DSN_DF/LiberoProject/PCIE_Demo/simulation
vCoreConfigMaster
Z1 !s110 1504065757
!i10b 1
!s100 AGzI9_G[?n<k?TR_5]EgG1
I?00HjAj;e4>T_FbmIaWzE1
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dC:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/simulation
w1489465816
8C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/Actel/DirectCore/CoreConfigMaster/2.1.102/rtl/vlog/core/coreconfigmaster.v
FC:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/Actel/DirectCore/CoreConfigMaster/2.1.102/rtl/vlog/core/coreconfigmaster.v
L0 24
Z4 OW;L;10.5c;63
r1
!s85 0
31
Z5 !s108 1504065757.000000
!s107 C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/Actel/DirectCore/CoreConfigMaster/2.1.102/rtl/vlog/core/coreconfigmaster.v|
!s90 -reportprogress|300|-vlog01compat|-work|presynth|C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/Actel/DirectCore/CoreConfigMaster/2.1.102/rtl/vlog/core/coreconfigmaster.v|
!s101 -O0
!i113 1
Z6 o-vlog01compat -work presynth -O0
Z7 tCvgOpt 0
n@core@config@master
vCoreConfigP
R1
!i10b 1
!s100 NC@o4lVhJKc>5][eOzz[e1
IlXz`NSXoT7TH@Cf_8Vk403
R2
R3
w1489465818
8C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/Actel/DirectCore/CoreConfigP/7.1.100/rtl/vlog/core/coreconfigp.v
FC:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/Actel/DirectCore/CoreConfigP/7.1.100/rtl/vlog/core/coreconfigp.v
L0 22
R4
r1
!s85 0
31
R5
!s107 C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/Actel/DirectCore/CoreConfigP/7.1.100/rtl/vlog/core/coreconfigp.v|
!s90 -reportprogress|300|-vlog01compat|-work|presynth|C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/Actel/DirectCore/CoreConfigP/7.1.100/rtl/vlog/core/coreconfigp.v|
!s101 -O0
!i113 1
R6
R7
n@core@config@p
vCoreGPIO
!s110 1455532426
!i10b 1
!s100 z:5M0d<^eURVDL6gmoW<_0
IJ]CnlR?gOnhBCM2YHbYSS2
R2
R0
w1455523480
8D:/11.7_Upload/IGL2_CP_DSN/M2GL_PCIE_Control_Plane_DSN_DF/LiberoProject/PCIE_Demo/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v
FD:/11.7_Upload/IGL2_CP_DSN/M2GL_PCIE_Control_Plane_DSN_DF/LiberoProject/PCIE_Demo/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v
Z8 L0 23
OW;L;10.4c;61
r1
!s85 0
31
!s108 1455532426.000000
!s107 D:/11.7_Upload/IGL2_CP_DSN/M2GL_PCIE_Control_Plane_DSN_DF/LiberoProject/PCIE_Demo/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v|
!s90 -reportprogress|300|-work|presynth|D:/11.7_Upload/IGL2_CP_DSN/M2GL_PCIE_Control_Plane_DSN_DF/LiberoProject/PCIE_Demo/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v|
!s101 -O0
!i113 1
o-work presynth -O0
n@core@g@p@i@o
vCoreResetP
Z9 !s110 1504065758
!i10b 1
!s100 GNO^jQOff>hR9=b6B2heR1
IaF_XJEO?PiRY:3c5O7YF40
R2
R3
Z10 w1489462227
8C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v
FC:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v
R8
R4
r1
!s85 0
31
Z11 !s108 1504065758.000000
!s107 C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v|
!s90 -reportprogress|300|-vlog01compat|-work|presynth|C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v|
!s101 -O0
!i113 1
R6
R7
n@core@reset@p
vcoreresetp_pcie_hotreset
R1
!i10b 1
!s100 Io@TN_8VJ[8aKmHaHh9@j1
IG:DbJ6>_O9M^zbiW8h35c1
R2
R3
R10
8C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v
FC:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v
L0 31
R4
r1
!s85 0
31
R5
!s107 C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v|
!s90 -reportprogress|300|-vlog01compat|-work|presynth|C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v|
!s101 -O0
!i113 1
R6
R7
vDEBOUNCE
R1
!i10b 1
!s100 jFnMg<l45ZOknYO_@7:T52
IQfj6gbUlThMRg50P3GKA82
R2
R3
Z12 w1421726261
8C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/hdl/Debounce.v
FC:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/hdl/Debounce.v
L0 20
R4
r1
!s85 0
31
R5
!s107 C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/hdl/Debounce.v|
!s90 -reportprogress|300|-vlog01compat|-work|presynth|C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/hdl/Debounce.v|
!s101 -O0
!i113 1
R6
R7
n@d@e@b@o@u@n@c@e
vPCIe_Demo
!s110 1504065761
!i10b 1
!s100 8F@NJOa:<EFSj2>GaV;Zm3
I27c?MJ^[^@1U7EYa4Hj1]0
R2
R3
w1503991273
8C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo/PCIe_Demo.v
FC:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo/PCIe_Demo.v
L0 9
R4
r1
!s85 0
31
Z13 !s108 1504065761.000000
!s107 C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo/PCIe_Demo.v|
!s90 -reportprogress|300|-vlog01compat|-work|presynth|C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo/PCIe_Demo.v|
!s101 -O0
!i113 1
R6
R7
n@p@c@ie_@demo
vPCIe_Demo_CoreGPIO_0_CoreGPIO
R1
!i10b 1
!s100 nOlZell:dUMQ<<;^e>RfU1
I>V<nagP;nT]m]@Ta^^A?N2
R2
R3
w1503991266
8C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo/CoreGPIO_0/rtl/vlog/core/coregpio.v
FC:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo/CoreGPIO_0/rtl/vlog/core/coregpio.v
R8
R4
r1
!s85 0
31
R5
!s107 C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo/CoreGPIO_0/rtl/vlog/core/coregpio.v|
!s90 -reportprogress|300|-vlog01compat|-work|presynth|C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo/CoreGPIO_0/rtl/vlog/core/coregpio.v|
!s101 -O0
!i113 1
R6
R7
n@p@c@ie_@demo_@core@g@p@i@o_0_@core@g@p@i@o
vPCIe_Demo_sb
Z14 !s110 1504065759
!i10b 1
!s100 oYK;`zcJIO]hWzzEbecdn1
I9>4A?2[dogoz0[c2g[LfZ0
R2
R3
Z15 w1503989425
8C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo_sb/PCIe_Demo_sb.v
FC:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo_sb/PCIe_Demo_sb.v
L0 9
R4
r1
!s85 0
31
Z16 !s108 1504065759.000000
!s107 C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo_sb/PCIe_Demo_sb.v|
!s90 -reportprogress|300|-vlog01compat|-work|presynth|C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo_sb/PCIe_Demo_sb.v|
!s101 -O0
!i113 1
R6
R7
n@p@c@ie_@demo_sb
vPCIe_Demo_sb_CCC_0_FCCC
R9
!i10b 1
!s100 SUJE0>]4f56;?:Moikj2M2
IV7fen1FGKW0YILOMe3Tc=2
R2
R3
w1503989422
8C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo_sb/CCC_0/PCIe_Demo_sb_CCC_0_FCCC.v
FC:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo_sb/CCC_0/PCIe_Demo_sb_CCC_0_FCCC.v
L0 5
R4
r1
!s85 0
31
R11
!s107 C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo_sb/CCC_0/PCIe_Demo_sb_CCC_0_FCCC.v|
!s90 -reportprogress|300|-vlog01compat|-work|presynth|C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo_sb/CCC_0/PCIe_Demo_sb_CCC_0_FCCC.v|
!s101 -O0
!i113 1
R6
R7
n@p@c@ie_@demo_sb_@c@c@c_0_@f@c@c@c
vPCIe_Demo_sb_FABOSC_0_OSC
R9
!i10b 1
!s100 n0O<aVJnkLbg=UjU8[Iag1
I9So7XVI[F7`DZ=zcH1?PB1
R2
R3
R15
8C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo_sb/FABOSC_0/PCIe_Demo_sb_FABOSC_0_OSC.v
FC:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo_sb/FABOSC_0/PCIe_Demo_sb_FABOSC_0_OSC.v
L0 5
R4
r1
!s85 0
31
R11
!s107 C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo_sb/FABOSC_0/PCIe_Demo_sb_FABOSC_0_OSC.v|
!s90 -reportprogress|300|-vlog01compat|-work|presynth|C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo_sb/FABOSC_0/PCIe_Demo_sb_FABOSC_0_OSC.v|
!s101 -O0
!i113 1
R6
R7
n@p@c@ie_@demo_sb_@f@a@b@o@s@c_0_@o@s@c
vPCIe_Demo_sb_HPMS
R9
!i10b 1
!s100 HJ:[5SMzLgiWNGUHKmYL02
IjMR:27LW7oMP[;nDOY`oA1
R2
R3
w1503989418
8C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo_sb_HPMS/PCIe_Demo_sb_HPMS.v
FC:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo_sb_HPMS/PCIe_Demo_sb_HPMS.v
L0 9
R4
r1
!s85 0
31
R11
!s107 C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo_sb_HPMS/PCIe_Demo_sb_HPMS.v|
!s90 -reportprogress|300|-vlog01compat|-work|presynth|C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo_sb_HPMS/PCIe_Demo_sb_HPMS.v|
!s101 -O0
!i113 1
R6
R7
n@p@c@ie_@demo_sb_@h@p@m@s
vPCIe_Demo_SERDES_IF_0_SERDES_IF
R1
!i10b 1
!s100 NM0[^4R[KiA9FFa`ldODI2
IaY9nP[UPP@=mbLX2IekT:1
R2
R3
w1503991268
8C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo/SERDES_IF_0/PCIe_Demo_SERDES_IF_0_SERDES_IF.v
FC:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo/SERDES_IF_0/PCIe_Demo_SERDES_IF_0_SERDES_IF.v
L0 5
R4
r1
!s85 0
31
R5
!s107 C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo/SERDES_IF_0/PCIe_Demo_SERDES_IF_0_SERDES_IF.v|
!s90 -reportprogress|300|-vlog01compat|-work|presynth|C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo/SERDES_IF_0/PCIe_Demo_SERDES_IF_0_SERDES_IF.v|
!s101 -O0
!i113 1
R6
R7
n@p@c@ie_@demo_@s@e@r@d@e@s_@i@f_0_@s@e@r@d@e@s_@i@f
vSerial_Num
R14
!i10b 1
!s100 :;RFYbe>El5nBM^j?`H[<3
IWh<VVQcMW;VdbWN2KX20H1
R2
R3
R12
8C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/hdl/Serial_Num.v
FC:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/hdl/Serial_Num.v
Z17 L0 21
R4
r1
!s85 0
31
R16
!s107 C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/hdl/Serial_Num.v|
!s90 -reportprogress|300|-vlog01compat|-work|presynth|C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/hdl/Serial_Num.v|
!s101 -O0
!i113 1
R6
R7
n@serial_@num
vtestbench
!s110 1504065762
!i10b 1
!s100 >C5EbBbhQBPACR]092dSQ1
IG8e:nH8<2HnzG0HeO0;P13
R2
R3
w1455468094
8C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/stimulus/testbench.v
FC:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/stimulus/testbench.v
R17
R4
r1
!s85 0
31
R13
!s107 C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/stimulus/testbench.v|
!s90 -reportprogress|300|+incdir+C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/stimulus|-vlog01compat|-work|presynth|C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/stimulus/testbench.v|
!s101 -O0
!i113 1
R6
!s92 +incdir+C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/stimulus -vlog01compat -work presynth -O0
R7
