m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/11.6_Update/IGL2_CP_DSN/m2gl_dg0532_liberov11p5_df/M2GL_PCIE_Control_Plane_DSN_DF/LiberoProject/PCIE_Demo/simulation
vPCIe_Demo_COREAHBLSRAM_0_AHBLSramIf
!s110 1504065759
!i10b 1
!s100 86<]dEQcBN4z7M`YFI;K?1
I;gg6Ienl0<7cTa^QQ6abU1
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 dC:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/simulation
Z2 w1503991265
8C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo/COREAHBLSRAM_0/rtl/vlog/core/AHBLSramIf.v
FC:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo/COREAHBLSRAM_0/rtl/vlog/core/AHBLSramIf.v
Z3 L0 29
Z4 OW;L;10.5c;63
r1
!s85 0
31
Z5 !s108 1504065759.000000
!s107 C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo/COREAHBLSRAM_0/rtl/vlog/core/AHBLSramIf.v|
!s90 -reportprogress|300|-vlog01compat|-work|COREAHBLSRAM_LIB|C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo/COREAHBLSRAM_0/rtl/vlog/core/AHBLSramIf.v|
!s101 -O0
!i113 1
Z6 o-vlog01compat -work COREAHBLSRAM_LIB -O0
Z7 tCvgOpt 0
n@p@c@ie_@demo_@c@o@r@e@a@h@b@l@s@r@a@m_0_@a@h@b@l@sram@if
vPCIe_Demo_COREAHBLSRAM_0_COREAHBLSRAM
Z8 !s110 1504065760
!i10b 1
!s100 C[3n1<;<b=4f1ihFQ32e@1
IR@^I`l3b>I^I5QzEJM=141
R0
R1
R2
8C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo/COREAHBLSRAM_0/rtl/vlog/core/CoreAHBLSRAM.v
FC:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo/COREAHBLSRAM_0/rtl/vlog/core/CoreAHBLSRAM.v
R3
R4
r1
!s85 0
31
Z9 !s108 1504065760.000000
!s107 C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo/COREAHBLSRAM_0/rtl/vlog/core/CoreAHBLSRAM.v|
!s90 -reportprogress|300|-vlog01compat|-work|COREAHBLSRAM_LIB|C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo/COREAHBLSRAM_0/rtl/vlog/core/CoreAHBLSRAM.v|
!s101 -O0
!i113 1
R6
R7
n@p@c@ie_@demo_@c@o@r@e@a@h@b@l@s@r@a@m_0_@c@o@r@e@a@h@b@l@s@r@a@m
vPCIe_Demo_COREAHBLSRAM_0_lsram_2048to139264x8
R8
!i10b 1
!s100 oczRHh3>8`oKREz6:=[CG2
ISEL`jK?_@SWj=e:Uo3>Ea1
R0
R1
R2
8C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo/COREAHBLSRAM_0/rtl/vlog/core/lsram_2048to139264x8.v
FC:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo/COREAHBLSRAM_0/rtl/vlog/core/lsram_2048to139264x8.v
L0 28
R4
r1
!s85 0
31
R5
!s107 C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo/COREAHBLSRAM_0/rtl/vlog/core/lsram_2048to139264x8.v|
!s90 -reportprogress|300|-vlog01compat|-work|COREAHBLSRAM_LIB|C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo/COREAHBLSRAM_0/rtl/vlog/core/lsram_2048to139264x8.v|
!s101 -O0
!i113 1
R6
R7
n@p@c@ie_@demo_@c@o@r@e@a@h@b@l@s@r@a@m_0_lsram_2048to139264x8
vPCIe_Demo_COREAHBLSRAM_0_SramCtrlIf
R8
!i10b 1
!s100 ]K0Ki4d[3A6fXA1mITLW63
IKiA8ORL2c;hHLC=]LC9bc2
R0
R1
R2
8C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo/COREAHBLSRAM_0/rtl/vlog/core/SramCtrlIf.v
FC:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo/COREAHBLSRAM_0/rtl/vlog/core/SramCtrlIf.v
R3
R4
r1
!s85 0
31
R9
!s107 C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo/COREAHBLSRAM_0/rtl/vlog/core/SramCtrlIf.v|
!s90 -reportprogress|300|-vlog01compat|-work|COREAHBLSRAM_LIB|C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo/COREAHBLSRAM_0/rtl/vlog/core/SramCtrlIf.v|
!s101 -O0
!i113 1
R6
R7
n@p@c@ie_@demo_@c@o@r@e@a@h@b@l@s@r@a@m_0_@sram@ctrl@if
vPCIe_Demo_COREAHBLSRAM_0_usram_128to9216x8
R8
!i10b 1
!s100 Xezl200^D6nI@n[HjiRkB3
ISe<>;AokFQIW_P;Y>XY?k0
R0
R1
R2
8C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo/COREAHBLSRAM_0/rtl/vlog/core/usram_128to9216x8.v
FC:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo/COREAHBLSRAM_0/rtl/vlog/core/usram_128to9216x8.v
L0 31
R4
r1
!s85 0
31
R9
!s107 C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo/COREAHBLSRAM_0/rtl/vlog/core/usram_128to9216x8.v|
!s90 -reportprogress|300|-vlog01compat|-work|COREAHBLSRAM_LIB|C:/Users/athuldeep.n/Desktop/PHASE_1_WRK/dg0532/LiberoProject/PCIE_Demo/component/work/PCIe_Demo/COREAHBLSRAM_0/rtl/vlog/core/usram_128to9216x8.v|
!s101 -O0
!i113 1
R6
R7
n@p@c@ie_@demo_@c@o@r@e@a@h@b@l@s@r@a@m_0_usram_128to9216x8
