m255
K4
z2
13
cModel Technology
Z0 dD:/Learning/DDR/Design/IGL2/v0.1/MDDR_TA/simulation
!s112 0.1
!i10d 8192
!i10e 25
!i10f 100
vaxi_feedthrough
Z1 !s110 1443522842
!i10b 1
!s100 62J]OoTWWd;NC[G7f0^Ob0
IBEm:i9TJm;Y`ISl<@aBbe2
Z2 V`JN@9S9cnhjKRR_L]QIcM3
Z3 dD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/simulation
Z4 w1429264122
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_feedthrough.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_feedthrough.v
Z5 L0 30
Z6 OW;L;10.3c;59
r1
!s85 0
31
!s108 1443522842.175000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_feedthrough.v|
!s90 -reportprogress|300|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_feedthrough.v|
!s101 -O0
!i113 1
Z7 o-work presynth -O0
vAXI_IF
Z8 !s110 1443522830
!i10b 1
!s100 K?`i9dNc>FV1B>BL^RR341
I0WhXCzco[kMDW:E1DTSL`0
R2
R3
w1443517960
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/hdl/AXI_IF.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/hdl/AXI_IF.v
Z9 L0 29
R6
r1
!s85 0
31
!s108 1443522829.941000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/hdl/AXI_IF.v|
!s90 -reportprogress|300|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/hdl/AXI_IF.v|
!s101 -O0
!i113 1
R7
n@a@x@i_@i@f
vaxi_interconnect
IPN62TTnLd=nj6mC9m=Od<0
R2
Z10 dD:/Learning/DDR/Design/IGL2/Sim_Board/DF/Libero_Project/MDDR_TA/simulation
Z11 w1395649385
8D:/Learning/DDR/Design/IGL2/Sim_Board/DF/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/2.1.101/rtl/vlog/core/axi_interconnect.v
FD:/Learning/DDR/Design/IGL2/Sim_Board/DF/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/2.1.101/rtl/vlog/core/axi_interconnect.v
R9
Z12 OW;L;10.2c;57
r1
31
R7
Z13 !s110 1401290388
!i10b 1
!s100 _[c4;M1]U?5EmNdHQ9Og@2
!s85 0
!s108 1401290387.635000
!s107 D:/Learning/DDR/Design/IGL2/Sim_Board/DF/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/2.1.101/rtl/vlog/core/axi_interconnect.v|
!s90 -reportprogress|300|-work|presynth|D:/Learning/DDR/Design/IGL2/Sim_Board/DF/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/2.1.101/rtl/vlog/core/axi_interconnect.v|
!s101 -O0
vaxi_interconnect_ntom
Z14 !s110 1443522858
!i10b 1
!s100 [H5`DKzj2CFnBohnNhm>O0
IR:MX5hoW`4:aEM12;45b=2
R2
R3
R4
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_interconnect_ntom.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_interconnect_ntom.v
L0 38
R6
r1
!s85 0
31
!s108 1443522858.493000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_interconnect_ntom.v|
!s90 -reportprogress|300|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_interconnect_ntom.v|
!s101 -O0
!i113 1
R7
vaxi_master_stage
!s110 1443522860
!i10b 1
!s100 BkNEjSU6zlc?_Cf5WWIBz0
IGca>gXUfAgjNk;[YRod;42
R2
R3
R4
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_master_stage.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_master_stage.v
Z15 L0 28
R6
r1
!s85 0
31
!s108 1443522858.979000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_master_stage.v|
!s90 -reportprogress|300|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_master_stage.v|
!s101 -O0
!i113 1
R7
vaxi_matrix_m
Z16 !s110 1443522845
!i10b 1
!s100 8<Z9dkWHB]QC^_Z<cC8aW2
IT80`nFk]XkeI6?iV<>zL72
R2
R3
R4
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_matrix_m.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_matrix_m.v
Z17 L0 33
R6
r1
!s85 0
31
!s108 1443522845.080000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_matrix_m.v|
!s90 -reportprogress|300|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_matrix_m.v|
!s101 -O0
!i113 1
R7
vaxi_matrix_s
R14
!i10b 1
!s100 J0RA5gMl35_ZmTRgH[U^e2
IRId[`TzSKKB@zm1M<FF540
R2
R3
R4
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_matrix_s.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_matrix_s.v
L0 34
R6
r1
!s85 0
31
!s108 1443522858.130000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_matrix_s.v|
!s90 -reportprogress|300|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_matrix_s.v|
!s101 -O0
!i113 1
R7
vaxi_RA_ARBITER
R16
!i10b 1
!s100 `2gST>[WCGTol_LiDifj33
In04<^Co?>d4dMGi[WYLA@1
R2
R3
R4
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_ra_arbiter.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_ra_arbiter.v
R15
R6
r1
!s85 0
31
!s108 1443522845.631000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_ra_arbiter.v|
!s90 -reportprogress|300|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_ra_arbiter.v|
!s101 -O0
!i113 1
R7
naxi_@r@a_@a@r@b@i@t@e@r
vaxi_ra_channel
Z18 !s110 1443522851
!i10b 1
!s100 jPeUB;JSlfaLaIjdXIXOA2
Iz1Fcl95`21GRH_RD>2iU03
R2
R3
R4
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_ra_channel.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_ra_channel.v
R17
R6
r1
!s85 0
31
!s108 1443522849.732000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_ra_channel.v|
!s90 -reportprogress|300|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_ra_channel.v|
!s101 -O0
!i113 1
R7
vaxi_rd_channel
Z19 !s110 1443522843
!i10b 1
!s100 ReEkKXHfN;2fZS>i0WJ2L3
I=^0Dfb<:YAV?N0Dn:WL`o1
R2
R3
R4
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_rd_channel.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_rd_channel.v
R17
R6
r1
!s85 0
31
!s108 1443522843.010000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_rd_channel.v|
!s90 -reportprogress|300|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_rd_channel.v|
!s101 -O0
!i113 1
R7
vaxi_rdmatrix_16Sto1M
R1
!i10b 1
!s100 dCCfm`O;41`g=Y_n;QC5g0
IcH=WW3OP5NeHAH4cReNRW3
R2
R3
R4
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_rdmatrix_16Sto1M.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_rdmatrix_16Sto1M.v
R17
R6
r1
!s85 0
31
!s108 1443522842.575000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_rdmatrix_16Sto1M.v|
!s90 -reportprogress|300|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_rdmatrix_16Sto1M.v|
!s101 -O0
!i113 1
R7
naxi_rdmatrix_16@sto1@m
vaxi_rdmatrix_4Mto1S
Z20 !s110 1443522846
!i10b 1
!s100 fjH<JJ551zD8bO]3mDDZ^3
I?lcm7hJ9fEIi;bdU:<;XO2
R2
R3
R4
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_rdmatrix_4Mto1S.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_rdmatrix_4Mto1S.v
Z21 L0 32
R6
r1
!s85 0
31
!s108 1443522846.036000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_rdmatrix_4Mto1S.v|
!s90 -reportprogress|300|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_rdmatrix_4Mto1S.v|
!s101 -O0
!i113 1
R7
naxi_rdmatrix_4@mto1@s
vaxi_rdmatrix_4Mto1S_hgs_high
R20
!i10b 1
!s100 zW<6ML^1h0GPhI5GX8gSZ0
I>9dQDmX0nOe3kDJ:CSJLR0
R2
R3
R4
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_rdmatrix_4Mto1S_hgs_high.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_rdmatrix_4Mto1S_hgs_high.v
R21
R6
r1
!s85 0
31
!s108 1443522846.466000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_rdmatrix_4Mto1S_hgs_high.v|
!s90 -reportprogress|300|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_rdmatrix_4Mto1S_hgs_high.v|
!s101 -O0
!i113 1
R7
naxi_rdmatrix_4@mto1@s_hgs_high
vaxi_rdmatrix_4Mto1S_hgs_low
!s110 1443522848
!i10b 1
!s100 YDeYz^nP_NT=CoC6050Kz0
I3S9TV1[7nnZOO]A8]5VHB2
R2
R3
R4
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_rdmatrix_4Mto1S_hgs_low.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_rdmatrix_4Mto1S_hgs_low.v
R21
R6
r1
!s85 0
31
!s108 1443522846.863000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_rdmatrix_4Mto1S_hgs_low.v|
!s90 -reportprogress|300|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_rdmatrix_4Mto1S_hgs_low.v|
!s101 -O0
!i113 1
R7
naxi_rdmatrix_4@mto1@s_hgs_low
vaxi_slave_stage
Z22 !s110 1443522862
!i10b 1
!s100 6YD>zdlGMYaJ[c:b>QfKi3
IKzc<DB2XhHR2_6J^E03]=0
R2
R3
R4
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_slave_stage.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_slave_stage.v
R9
R6
r1
!s85 0
31
!s108 1443522860.505000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_slave_stage.v|
!s90 -reportprogress|300|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_slave_stage.v|
!s101 -O0
!i113 1
R7
vaxi_WA_ARBITER
R18
!i10b 1
!s100 Zc6Rh84K274o@;XV<<P>b1
Ie_MVd=H6Y]@oS]LdH1RBQ3
R2
R3
R4
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_wa_arbiter.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_wa_arbiter.v
R15
R6
r1
!s85 0
31
!s108 1443522851.567000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_wa_arbiter.v|
!s90 -reportprogress|300|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_wa_arbiter.v|
!s101 -O0
!i113 1
R7
naxi_@w@a_@a@r@b@i@t@e@r
vaxi_wa_channel
Z23 !s110 1443522857
!i10b 1
!s100 D:KUBlel;6AKCAZ7GDhdV0
I[ZoFB<6faojMKdN2aoVc73
R2
R3
R4
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_wa_channel.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_wa_channel.v
R17
R6
r1
!s85 0
31
!s108 1443522857.364000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_wa_channel.v|
!s90 -reportprogress|300|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_wa_channel.v|
!s101 -O0
!i113 1
R7
vaxi_wd_channel
R23
!i10b 1
!s100 KM7KZPSdozC6N7?^X]PSb3
I26_cQUJAEc5_CH:ge>STX1
R2
R3
R4
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_wd_channel.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_wd_channel.v
R17
R6
r1
!s85 0
31
!s108 1443522857.780000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_wd_channel.v|
!s90 -reportprogress|300|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_wd_channel.v|
!s101 -O0
!i113 1
R7
vaxi_wresp_channel
R19
!i10b 1
!s100 67^M`NI5TonGfEVo>AOjg3
Ifc^C?6kE7MUof<:0kRSh@0
R2
R3
R4
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_wresp_channel.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_wresp_channel.v
R17
R6
r1
!s85 0
31
!s108 1443522843.518000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_wresp_channel.v|
!s90 -reportprogress|300|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_wresp_channel.v|
!s101 -O0
!i113 1
R7
vaxi_wrmatrix_4Mto1S
!s110 1443522852
!i10b 1
!s100 7cTeCL]e=[2PdiPSBcZ8O3
IKFL0^>c1]AknXzYG_mz[>3
R2
R3
R4
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_wrmatrix_4Mto1S.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_wrmatrix_4Mto1S.v
R17
R6
r1
!s85 0
31
!s108 1443522851.963000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_wrmatrix_4Mto1S.v|
!s90 -reportprogress|300|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_wrmatrix_4Mto1S.v|
!s101 -O0
!i113 1
R7
naxi_wrmatrix_4@mto1@s
vaxi_wrmatrix_4Mto1S_hgs_high
!s110 1443522855
!i10b 1
!s100 RWRIOlEil0XHhlkcU<cNj3
Ikk73Tkn3Qdl7B97@29>TP0
R2
R3
R4
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_wrmatrix_4Mto1S_hgs_high.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_wrmatrix_4Mto1S_hgs_high.v
R17
R6
r1
!s85 0
31
!s108 1443522852.463000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_wrmatrix_4Mto1S_hgs_high.v|
!s90 -reportprogress|300|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_wrmatrix_4Mto1S_hgs_high.v|
!s101 -O0
!i113 1
R7
naxi_wrmatrix_4@mto1@s_hgs_high
vaxi_wrmatrix_4Mto1S_hgs_low
R23
!i10b 1
!s100 PI0I^_[i@3_kze2jY5j^02
I0m4TTm2SjLWWBmMl_>a`G2
R2
R3
R4
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_wrmatrix_4Mto1S_hgs_low.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_wrmatrix_4Mto1S_hgs_low.v
R17
R6
r1
!s85 0
31
!s108 1443522855.910000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_wrmatrix_4Mto1S_hgs_low.v|
!s90 -reportprogress|300|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_wrmatrix_4Mto1S_hgs_low.v|
!s101 -O0
!i113 1
R7
naxi_wrmatrix_4@mto1@s_hgs_low
vCMD_Decoder
R8
!i10b 1
!s100 Gh5]8MCEFjKzOOe3O4F?Z0
I2I;Kd_>IB3KWQ;gA>>0370
R2
R3
w1396846094
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/hdl/CMD_Decoder.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/hdl/CMD_Decoder.v
L0 19
R6
r1
!s85 0
31
!s108 1443522830.331000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/hdl/CMD_Decoder.v|
!s90 -reportprogress|300|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/hdl/CMD_Decoder.v|
!s101 -O0
!i113 1
R7
n@c@m@d_@decoder
vCOM_Interface
!s110 1443522835
!i10b 1
!s100 IkicBHJNjAe0?bibABWiS1
IDmfJ;E5BV]R4^8G;hi11Q2
R2
R3
w1441703009
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/COM_Interface/COM_Interface.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/COM_Interface/COM_Interface.v
L0 9
R6
r1
!s85 0
31
!s108 1443522833.766000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/COM_Interface/COM_Interface.v|
!s90 -reportprogress|300|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/COM_Interface/COM_Interface.v|
!s101 -O0
!i113 1
R7
n@c@o@m_@interface
vCOM_Interface_COREUART_0_Clock_gen
R8
!i10b 1
!s100 `e`nHQNozRndzF`fOfMCV3
ICfMTH1A:CSPG86TQ[4gaa2
R2
R3
Z24 w1441703000
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/COM_Interface/COREUART_0/rtl/vlog/core_obfuscated/Clock_gen.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/COM_Interface/COREUART_0/rtl/vlog/core_obfuscated/Clock_gen.v
R5
R6
r1
!s85 0
31
!s108 1443522830.705000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/COM_Interface/COREUART_0/rtl/vlog/core_obfuscated/Clock_gen.v|
!s90 -reportprogress|300|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/COM_Interface/COREUART_0/rtl/vlog/core_obfuscated/Clock_gen.v|
!s101 -O0
!i113 1
R7
n@c@o@m_@interface_@c@o@r@e@u@a@r@t_0_@clock_gen
vCOM_Interface_COREUART_0_COREUART
Z25 !s110 1443522832
!i10b 1
!s100 ZzI>X15i7amg4O<ElCMB71
IGkz<IBzHRHFYcKzIab]Co1
R2
R3
R24
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/COM_Interface/COREUART_0/rtl/vlog/core_obfuscated/CoreUART.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/COM_Interface/COREUART_0/rtl/vlog/core_obfuscated/CoreUART.v
Z26 L0 14
R6
r1
!s85 0
31
!s108 1443522832.544000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/COM_Interface/COREUART_0/rtl/vlog/core_obfuscated/CoreUART.v|
!s90 -reportprogress|300|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/COM_Interface/COREUART_0/rtl/vlog/core_obfuscated/CoreUART.v|
!s101 -O0
!i113 1
R7
n@c@o@m_@interface_@c@o@r@e@u@a@r@t_0_@c@o@r@e@u@a@r@t
vCOM_Interface_COREUART_0_fifo_256x8
R25
!i10b 1
!s100 eZ1^^X2BlSU1LlkXFZ7Ih0
I8TkBfY7li8fXM<gMc5ODn2
R2
R3
R24
Z27 8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/COM_Interface/COREUART_0/rtl/vlog/core_obfuscated/fifo_256x8_g4.v
Z28 FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/COM_Interface/COREUART_0/rtl/vlog/core_obfuscated/fifo_256x8_g4.v
R26
R6
r1
!s85 0
31
Z29 !s108 1443522832.084000
Z30 !s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/COM_Interface/COREUART_0/rtl/vlog/core_obfuscated/fifo_256x8_g4.v|
Z31 !s90 -reportprogress|300|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/COM_Interface/COREUART_0/rtl/vlog/core_obfuscated/fifo_256x8_g4.v|
!s101 -O0
!i113 1
R7
n@c@o@m_@interface_@c@o@r@e@u@a@r@t_0_fifo_256x8
vCOM_Interface_COREUART_0_fifo_ctrl_128
R25
!i10b 1
!s100 E3XCIGeJlUJWL:4Q]VA]m1
I41ik6Dga?aDhZ9TTITK[03
R2
R3
R24
R27
R28
L0 167
R6
r1
!s85 0
31
R29
R30
R31
!s101 -O0
!i113 1
R7
n@c@o@m_@interface_@c@o@r@e@u@a@r@t_0_fifo_ctrl_128
vCOM_Interface_COREUART_0_ram128x8_pa4
R25
!i10b 1
!s100 Vgj`5BD:7P7LYbi7TS;jV2
IaC9NK;cfX[1b5LUEX;PB03
R2
R3
R24
R27
R28
L0 716
R6
r1
!s85 0
31
R29
R30
R31
!s101 -O0
!i113 1
R7
n@c@o@m_@interface_@c@o@r@e@u@a@r@t_0_ram128x8_pa4
vCOM_Interface_COREUART_0_Rx_async
Z32 !s110 1443522831
!i10b 1
!s100 ]<BZ;>=AAo[]FoE;NX_273
I6lH9LQz1ceP5>7<AahHNN2
R2
R3
R24
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/COM_Interface/COREUART_0/rtl/vlog/core_obfuscated/Rx_async.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/COM_Interface/COREUART_0/rtl/vlog/core_obfuscated/Rx_async.v
R26
R6
r1
!s85 0
31
!s108 1443522831.125000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/COM_Interface/COREUART_0/rtl/vlog/core_obfuscated/Rx_async.v|
!s90 -reportprogress|300|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/COM_Interface/COREUART_0/rtl/vlog/core_obfuscated/Rx_async.v|
!s101 -O0
!i113 1
R7
n@c@o@m_@interface_@c@o@r@e@u@a@r@t_0_@rx_async
vCOM_Interface_COREUART_0_Tx_async
R32
!i10b 1
!s100 UzkJ1c@68STfE>;c>VmX30
IAVg<lPFh7?c>V;^KC_KQm3
R2
R3
R24
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/COM_Interface/COREUART_0/rtl/vlog/core_obfuscated/Tx_async.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/COM_Interface/COREUART_0/rtl/vlog/core_obfuscated/Tx_async.v
R26
R6
r1
!s85 0
31
!s108 1443522831.694000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/COM_Interface/COREUART_0/rtl/vlog/core_obfuscated/Tx_async.v|
!s90 -reportprogress|300|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/COM_Interface/COREUART_0/rtl/vlog/core_obfuscated/Tx_async.v|
!s101 -O0
!i113 1
R7
n@c@o@m_@interface_@c@o@r@e@u@a@r@t_0_@tx_async
vCOM_Interface_tb
ICZ55<24b<0c7il2X^l6=A3
R2
R0
w1395651598
8D:/Learning/DDR/Design/IGL2/v0.1/MDDR_TA/stimulus/COM_Interface_tb.v
FD:/Learning/DDR/Design/IGL2/v0.1/MDDR_TA/stimulus/COM_Interface_tb.v
L0 21
R12
r1
31
R7
n@c@o@m_@interface_tb
Z33 !s92 +incdir+D:/Learning/DDR/Design/IGL2/v0.1/MDDR_TA/stimulus -work presynth -O0
!s110 1395652788
!i10b 1
!s100 0HR=W6@cFRUHSP@W=o0?M2
!s85 0
!s108 1395652788.212000
!s107 D:/Learning/DDR/Design/IGL2/v0.1/MDDR_TA/stimulus/COM_Interface_tb.v|
!s90 -reportprogress|300|+incdir+D:/Learning/DDR/Design/IGL2/v0.1/MDDR_TA/stimulus|-work|presynth|D:/Learning/DDR/Design/IGL2/v0.1/MDDR_TA/stimulus/COM_Interface_tb.v|
!s101 -O0
vCOM_Interface_TPSRAM_0_TPSRAM
Z34 !s110 1443522833
!i10b 1
!s100 95IQPPNion<DUj<;5_UHO0
I`_4n57c5NIdH5`<`^GzSV1
R2
R3
w1441703008
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/COM_Interface/TPSRAM_0/COM_Interface_TPSRAM_0_TPSRAM.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/COM_Interface/TPSRAM_0/COM_Interface_TPSRAM_0_TPSRAM.v
L0 5
R6
r1
!s85 0
31
!s108 1443522833.000000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/COM_Interface/TPSRAM_0/COM_Interface_TPSRAM_0_TPSRAM.v|
!s90 -reportprogress|300|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/COM_Interface/TPSRAM_0/COM_Interface_TPSRAM_0_TPSRAM.v|
!s101 -O0
!i113 1
R7
n@c@o@m_@interface_@t@p@s@r@a@m_0_@t@p@s@r@a@m
vControl_Logic
R34
!i10b 1
!s100 4ZK>[SOSiQEQf;KFnoBW70
IH6TG>j4ZJ]0AdI@W5UQ?B1
R2
R3
w1395726784
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/hdl/Control_Logic.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/hdl/Control_Logic.v
L0 20
R6
r1
!s85 0
31
!s108 1443522833.391000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/hdl/Control_Logic.v|
!s90 -reportprogress|300|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/hdl/Control_Logic.v|
!s101 -O0
!i113 1
R7
n@control_@logic
vCoreConfigMaster
Z35 !s110 1443522837
!i10b 1
!s100 ZZon<gNU3H7U`AhS[a@jT2
I7k23ASaTiTCF`PdghRCCE2
R2
R3
w1429074693
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/CoreConfigMaster/2.1.102/rtl/vlog/core/coreconfigmaster.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/CoreConfigMaster/2.1.102/rtl/vlog/core/coreconfigmaster.v
L0 24
R6
r1
!s85 0
31
!s108 1443522835.491000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/CoreConfigMaster/2.1.102/rtl/vlog/core/coreconfigmaster.v|
!s90 -reportprogress|300|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/CoreConfigMaster/2.1.102/rtl/vlog/core/coreconfigmaster.v|
!s101 -O0
!i113 1
R7
n@core@config@master
vCoreConfigP
R35
!i10b 1
!s100 bXXKDg[LOIel?XPEgJ`M53
Igje`7MZEPOFkJn8D6=`WH1
R2
R3
Z36 w1403766151
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/CoreConfigP/7.0.105/rtl/vlog/core/coreconfigp.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/CoreConfigP/7.0.105/rtl/vlog/core/coreconfigp.v
L0 22
R6
r1
!s85 0
31
!s108 1443522837.507000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/CoreConfigP/7.0.105/rtl/vlog/core/coreconfigp.v|
!s90 -reportprogress|300|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/CoreConfigP/7.0.105/rtl/vlog/core/coreconfigp.v|
!s101 -O0
!i113 1
R7
n@core@config@p
vCoreResetP
Z37 !s110 1443522841
!i10b 1
!s100 OD5Fn3EVhTWEeGkUMzYHQ0
IX@NH5D[1gl7:hJz3>?:E[0
R2
R3
R36
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vlog/core/coreresetp.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vlog/core/coreresetp.v
Z38 L0 23
R6
r1
!s85 0
31
!s108 1443522841.173000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vlog/core/coreresetp.v|
!s90 -reportprogress|300|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vlog/core/coreresetp.v|
!s101 -O0
!i113 1
R7
n@core@reset@p
vcoreresetp_pcie_hotreset
!s110 1443522838
!i10b 1
!s100 ;5iJX2O^F5ieeX`hU8e:G0
IFd?ND?i;c[;nD51BR]0nV0
R2
R3
R36
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vlog/core/coreresetp_pcie_hotreset.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vlog/core/coreresetp_pcie_hotreset.v
L0 31
R6
r1
!s85 0
31
!s108 1443522837.922000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vlog/core/coreresetp_pcie_hotreset.v|
!s90 -reportprogress|300|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vlog/core/coreresetp_pcie_hotreset.v|
!s101 -O0
!i113 1
R7
vdram
Z39 !s110 1443522874
!i10b 1
!s100 H0U6cf98DDIG7l5FomG`B1
I2JAbXBJ6I2XlbzkjkhR093
R2
R3
Z40 w1443520676
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/stimulus/dram.v
Z41 8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/stimulus/testbench.v
Z42 FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/stimulus/testbench.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/stimulus/dram_parameters.vh
L0 83
R6
r1
!s85 0
31
Z43 !s108 1443522874.078000
Z44 !s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/stimulus/dram_parameters.vh|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/stimulus/dram.v|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/stimulus/testbench.v|
Z45 !s90 -reportprogress|300|+incdir+D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/stimulus|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/stimulus/testbench.v|
!s101 -O0
!i113 1
R7
Z46 !s92 +incdir+D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/stimulus -work presynth -O0
vLPDDR_VIP_Simulation
!s110 1443521482
!i10b 1
!s100 [NmWk=>nNDLFjBZ1UWnjh2
IN5mb[Kfza>WLAZ?mQ2F6K1
R2
R3
w1443521210
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/LPDDR_VIP_Simulation/LPDDR_VIP_Simulation.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/LPDDR_VIP_Simulation/LPDDR_VIP_Simulation.v
L0 9
R6
r1
!s85 0
31
!s108 1443521481.180000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/LPDDR_VIP_Simulation/LPDDR_VIP_Simulation.v|
!s90 -reportprogress|300|+incdir+D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/Simulation/RESET_GEN/1.0.1|+incdir+D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/Simulation/SimDRAM/1.0.101/data|+incdir+D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/LPDDR_VIP_Simulation|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/LPDDR_VIP_Simulation/LPDDR_VIP_Simulation.v|
!s101 -O0
!i113 1
R7
Z47 !s92 +incdir+D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/Simulation/RESET_GEN/1.0.1 +incdir+D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/Simulation/SimDRAM/1.0.101/data +incdir+D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/LPDDR_VIP_Simulation -work presynth -O0
n@l@p@d@d@r_@v@i@p_@simulation
vmaster_stage
R13
IT9X@YciH<cM9InAPc43UD1
R2
R10
R11
8D:/Learning/DDR/Design/IGL2/Sim_Board/DF/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/2.1.101/rtl/vlog/core/master_stage.v
FD:/Learning/DDR/Design/IGL2/Sim_Board/DF/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/2.1.101/rtl/vlog/core/master_stage.v
R15
R12
r1
31
R7
!i10b 1
!s100 C@jlz8O=MOS1f`:Lnk6nU2
!s85 0
!s108 1401290388.584000
!s107 D:/Learning/DDR/Design/IGL2/Sim_Board/DF/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/2.1.101/rtl/vlog/core/master_stage.v|
!s90 -reportprogress|300|-work|presynth|D:/Learning/DDR/Design/IGL2/Sim_Board/DF/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/2.1.101/rtl/vlog/core/master_stage.v|
!s101 -O0
vMDDR_TA
!s110 1443522870
!i10b 1
!s100 iS5EOEWOZe>DgTKfheC^V3
Il9aLQEna<R9OIZFignclS1
R2
R3
w1441783246
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/MDDR_TA/MDDR_TA.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/MDDR_TA/MDDR_TA.v
L0 9
R6
r1
!s85 0
31
!s108 1443522870.304000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/MDDR_TA/MDDR_TA.v|
!s90 -reportprogress|300|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/MDDR_TA/MDDR_TA.v|
!s101 -O0
!i113 1
R7
n@m@d@d@r_@t@a
vMDDR_TA_CCC_0_FCCC
R37
!i10b 1
!s100 oWS;zn=X?eNbWKaFPYXkV2
I^Vz_1G0M>X[_NOB>^UBL^3
R2
R3
w1441783241
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/MDDR_TA/CCC_0/MDDR_TA_CCC_0_FCCC.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/MDDR_TA/CCC_0/MDDR_TA_CCC_0_FCCC.v
L0 5
R6
r1
!s85 0
31
!s108 1443522841.563000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/MDDR_TA/CCC_0/MDDR_TA_CCC_0_FCCC.v|
!s90 -reportprogress|300|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/MDDR_TA/CCC_0/MDDR_TA_CCC_0_FCCC.v|
!s101 -O0
!i113 1
R7
n@m@d@d@r_@t@a_@c@c@c_0_@f@c@c@c
vMDDR_TA_COREAXI_0_COREAXI
R22
!i10b 1
!s100 :O@;97>8z37W;c;OzPQ>g2
I_PV:m<h;iakYOadi60a_[3
R2
R3
w1441783243
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/MDDR_TA/COREAXI_0/rtl/vlog/core/coreaxi.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/MDDR_TA/COREAXI_0/rtl/vlog/core/coreaxi.v
R9
R6
r1
!s85 0
31
!s108 1443522862.356000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/MDDR_TA/COREAXI_0/rtl/vlog/core/coreaxi.v|
!s90 -reportprogress|300|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/MDDR_TA/COREAXI_0/rtl/vlog/core/coreaxi.v|
!s101 -O0
!i113 1
R7
n@m@d@d@r_@t@a_@c@o@r@e@a@x@i_0_@c@o@r@e@a@x@i
vMDDR_TA_FABOSC_0_OSC
Z48 !s110 1443522863
!i10b 1
!s100 aeJ4iUfU<R88592T4YReU0
Iz[h^Q9TRgCFn;zh?8IeU63
R2
R3
w1441783245
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/MDDR_TA/FABOSC_0/MDDR_TA_FABOSC_0_OSC.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/MDDR_TA/FABOSC_0/MDDR_TA_FABOSC_0_OSC.v
L0 5
R6
r1
!s85 0
31
!s108 1443522862.892000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/MDDR_TA/FABOSC_0/MDDR_TA_FABOSC_0_OSC.v|
!s90 -reportprogress|300|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/MDDR_TA/FABOSC_0/MDDR_TA_FABOSC_0_OSC.v|
!s101 -O0
!i113 1
R7
n@m@d@d@r_@t@a_@f@a@b@o@s@c_0_@o@s@c
vMDDR_TA_HPMS
R48
!i10b 1
!s100 hG]NB;MhedmeJAj2WZ6n:3
InZz6^_R>KF=o5UI_DUeXa3
R2
R3
w1441784453
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/MDDR_TA_HPMS/MDDR_TA_HPMS.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/MDDR_TA_HPMS/MDDR_TA_HPMS.v
L0 9
R6
r1
!s85 0
31
!s108 1443522863.265000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/MDDR_TA_HPMS/MDDR_TA_HPMS.v|
!s90 -reportprogress|300|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/MDDR_TA_HPMS/MDDR_TA_HPMS.v|
!s101 -O0
!i113 1
R7
n@m@d@d@r_@t@a_@h@p@m@s
vMDDR_TA_top
!s110 1443522872
!i10b 1
!s100 b[9oL@7fIk<T7eRDjLbf93
I`RIo0:c40PEezLPnfmBHl3
R2
R3
w1443517967
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/MDDR_TA_top/MDDR_TA_top.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/MDDR_TA_top/MDDR_TA_top.v
L0 9
R6
r1
!s85 0
31
!s108 1443522870.695000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/MDDR_TA_top/MDDR_TA_top.v|
!s90 -reportprogress|300|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/MDDR_TA_top/MDDR_TA_top.v|
!s101 -O0
!i113 1
R7
n@m@d@d@r_@t@a_top
vmobile_ddr
IMa7m?@8:aaa?XP`Vb>Yo]1
R2
R0
w1395740477
FD:/Learning/DDR/Design/IGL2/v0.1/MDDR_TA/stimulus/mobile_ddr.v
8D:/Learning/DDR/Design/IGL2/v0.1/MDDR_TA/stimulus/testbench.v
FD:/Learning/DDR/Design/IGL2/v0.1/MDDR_TA/stimulus/testbench.v
FD:/Learning/DDR/Design/IGL2/v0.1/MDDR_TA/stimulus/512Mb_mobile_ddr_parameters.vh
L0 94
R12
r1
31
R7
R33
!s110 1395740499
!s108 1395740499.504000
!s107 D:/Learning/DDR/Design/IGL2/v0.1/MDDR_TA/stimulus/512Mb_mobile_ddr_parameters.vh|D:/Learning/DDR/Design/IGL2/v0.1/MDDR_TA/stimulus/mobile_ddr.v|D:/Learning/DDR/Design/IGL2/v0.1/MDDR_TA/stimulus/testbench.v|
!s90 -reportprogress|300|+incdir+D:/Learning/DDR/Design/IGL2/v0.1/MDDR_TA/stimulus|-work|presynth|D:/Learning/DDR/Design/IGL2/v0.1/MDDR_TA/stimulus/testbench.v|
!i10b 1
!s100 @4EiC5?EkU]MnEA_f2[722
!s85 0
!s101 -O0
vRESET_GEN
!s110 1443521477
!i10b 1
!s100 Hdh1ZB1Zm>`0ICEDC_naK1
IgMJA]Vc:P5Sz8A16YoSd`1
R2
R3
Z49 w1443446166
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.v
L0 3
R6
r1
!s85 0
31
!s108 1443521477.594000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.v|
!s90 -reportprogress|300|+incdir+D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/Simulation/RESET_GEN/1.0.1|+incdir+D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/Simulation/SimDRAM/1.0.101/data|+incdir+D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/LPDDR_VIP_Simulation|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.v|
!s101 -O0
!i113 1
R7
R47
n@r@e@s@e@t_@g@e@n
vSimDRAM
!s110 1443521479
!i10b 1
!s100 7GBN0=8AldX<=2znK<WkL2
IDCHgMUZR@@CC2[@KgjbZ@1
R2
R3
R49
8D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/Simulation/SimDRAM/1.0.101/data/SimDRAM.v
FD:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/Simulation/SimDRAM/1.0.101/data/SimDRAM.v
L0 1
R6
r1
!s85 0
31
!s108 1443521477.989000
!s107 D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/Simulation/SimDRAM/1.0.101/data/SimDRAM.v|
!s90 -reportprogress|300|+incdir+D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/Simulation/RESET_GEN/1.0.1|+incdir+D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/Simulation/SimDRAM/1.0.101/data|+incdir+D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/work/LPDDR_VIP_Simulation|-work|presynth|D:/Libero_11.6_migration/Libero_designs/m2gl_ac424_new_without_workaround/Libero_Project/MDDR_TA/component/Actel/Simulation/SimDRAM/1.0.101/data/SimDRAM.v|
!s101 -O0
!i113 1
R7
R47
n@sim@d@r@a@m
vslave_stage
ICd@;S2NW^NAWiKDV19jh11
R2
R10
R11
8D:/Learning/DDR/Design/IGL2/Sim_Board/DF/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/2.1.101/rtl/vlog/core/slave_stage.v
FD:/Learning/DDR/Design/IGL2/Sim_Board/DF/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/2.1.101/rtl/vlog/core/slave_stage.v
R15
R12
r1
31
R7
!s110 1401290389
!i10b 1
!s100 QKz?FZTIcA[VS]@l8KV5a0
!s85 0
!s108 1401290389.310000
!s107 D:/Learning/DDR/Design/IGL2/Sim_Board/DF/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/2.1.101/rtl/vlog/core/slave_stage.v|
!s90 -reportprogress|300|-work|presynth|D:/Learning/DDR/Design/IGL2/Sim_Board/DF/Libero_Project/MDDR_TA/component/Actel/DirectCore/COREAXI/2.1.101/rtl/vlog/core/slave_stage.v|
!s101 -O0
vtestbench
R39
!i10b 1
!s100 ZNQbkLlMknSgO:z]<=36@1
IWAB1Mdd0eV?jglc[XI0WH3
R2
R3
R40
R41
R42
R38
R6
r1
!s85 0
31
R43
R44
R45
!s101 -O0
!i113 1
R7
R46
