m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/SRAM_init_IGL2_vlog/simulation
vCoreAPB3
Z0 !s110 1455302674
!i10b 1
!s100 E@2342L_8?k;64JT;J5OD2
ISXD[;G`IH=bz^7FN4^aGH0
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/Appsnotes/2016/11_7_update/SRAM_init/IGL2/M2GL_AC421_DF/SRAM_init_IGL2_vlog/simulation
Z3 w1452017862
8D:/Appsnotes/2016/11_7_update/SRAM_init/IGL2/M2GL_AC421_DF/SRAM_init_IGL2_vlog/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v
FD:/Appsnotes/2016/11_7_update/SRAM_init/IGL2/M2GL_AC421_DF/SRAM_init_IGL2_vlog/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v
L0 31
Z4 OW;L;10.4c;61
r1
!s85 0
31
Z5 !s108 1455302674.000000
!s107 D:/Appsnotes/2016/11_7_update/SRAM_init/IGL2/M2GL_AC421_DF/SRAM_init_IGL2_vlog/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v|
!s90 -reportprogress|300|-work|COREAPB3_LIB|D:/Appsnotes/2016/11_7_update/SRAM_init/IGL2/M2GL_AC421_DF/SRAM_init_IGL2_vlog/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v|
!s101 -O0
!i113 1
Z6 o-work COREAPB3_LIB -O0
n@core@a@p@b3
vcoreapb3_iaddr_reg
R0
!i10b 1
!s100 f`UbLg?<@]j@Sczo`?d473
I:MM?zcc9o067W3a>8DX2:3
R1
R2
R3
8D:/Appsnotes/2016/11_7_update/SRAM_init/IGL2/M2GL_AC421_DF/SRAM_init_IGL2_vlog/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_iaddr_reg.v
FD:/Appsnotes/2016/11_7_update/SRAM_init/IGL2/M2GL_AC421_DF/SRAM_init_IGL2_vlog/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_iaddr_reg.v
L0 21
R4
r1
!s85 0
31
R5
!s107 D:/Appsnotes/2016/11_7_update/SRAM_init/IGL2/M2GL_AC421_DF/SRAM_init_IGL2_vlog/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_iaddr_reg.v|
!s90 -reportprogress|300|-work|COREAPB3_LIB|D:/Appsnotes/2016/11_7_update/SRAM_init/IGL2/M2GL_AC421_DF/SRAM_init_IGL2_vlog/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_iaddr_reg.v|
!s101 -O0
!i113 1
R6
vCOREAPB3_MUXPTOB3
R0
!i10b 1
!s100 ^BL]VeJP=cEJFUoL[jaLQ2
IFcFiiCV<SHe9BdoZWGK:]1
R1
R2
R3
8D:/Appsnotes/2016/11_7_update/SRAM_init/IGL2/M2GL_AC421_DF/SRAM_init_IGL2_vlog/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v
FD:/Appsnotes/2016/11_7_update/SRAM_init/IGL2/M2GL_AC421_DF/SRAM_init_IGL2_vlog/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v
L0 30
R4
r1
!s85 0
31
!s108 1455302673.000000
!s107 D:/Appsnotes/2016/11_7_update/SRAM_init/IGL2/M2GL_AC421_DF/SRAM_init_IGL2_vlog/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v|
!s90 -reportprogress|300|-work|COREAPB3_LIB|D:/Appsnotes/2016/11_7_update/SRAM_init/IGL2/M2GL_AC421_DF/SRAM_init_IGL2_vlog/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v|
!s101 -O0
!i113 1
R6
n@c@o@r@e@a@p@b3_@m@u@x@p@t@o@b3
