********************************************************************
                            Global Usage Report
********************************************************************
  
Product: Designer
Release: v10.1 SP1
Version: 10.1.1.6
Date: Fri Nov 23 18:13:42 2012
Design Name: Top_55TFT16bit_QVGA_Controller  Family: SmartFusion  Die: A2F500M3G  Package: 484 FBGA
Design State: Post-Layout

The following nets have been routed to a chip global resource:

    Fanout            Name
    ----------------------
    1288              Net   : FAB_CLK
                      Driver: MSS_new_top_0/MSS_CCC_0/I_MSSCCC/U_TILE2
    1034              Net   : MSS_new_top_0_M2F_RESET_N
                      Driver: MSS_new_top_0/MSS_ADLIB_INST_RNIKLG5/U_CLKSRC/U_GL
    55                Net   : CLKINT_0_Y
                      Driver: CLKINT_0/U_CLKSRC/U_GL
    2                 Net   : MAC_CLK_c
                      Driver: MSS_new_top_0/MSS_CCC_0/I_MSSCCC/U_TILE3
    51                Net   : CoreTFTahbMaster_0/I_SWHW_N_RESET
                      Driver: CoreTFTahbMaster_0/SWHWRES_BUF/U_CLKSRC/U_GL




