@W: CL240 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\work\MC_System_sb\FABOSC_0\MC_System_sb_FABOSC_0_OSC.vhd":16:10:16:19|Signal XTLOSC_O2F is floating; a simulation mismatch is possible.
@W: CL240 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\work\MC_System_sb\FABOSC_0\MC_System_sb_FABOSC_0_OSC.vhd":15:10:15:19|Signal XTLOSC_CCC is floating; a simulation mismatch is possible.
@W: CL240 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\work\MC_System_sb\FABOSC_0\MC_System_sb_FABOSC_0_OSC.vhd":14:10:14:23|Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.
@W: CL240 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\work\MC_System_sb\FABOSC_0\MC_System_sb_FABOSC_0_OSC.vhd":13:10:13:23|Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.
@W: CD434 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":477:8:477:25|Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":478:8:478:21|Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":479:8:479:20|Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":480:8:480:37|Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":481:8:481:27|Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":482:8:482:27|Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":483:8:483:28|Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":484:8:484:27|Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":485:8:485:28|Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":486:8:486:27|Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":487:8:487:28|Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":488:8:488:27|Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":489:8:489:28|Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":490:8:490:30|Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":491:8:491:30|Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CL169 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1519:8:1519:9|Pruning unused register count_ddr_2(13 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1495:8:1495:9|Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1471:8:1471:9|Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1447:8:1447:9|Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1423:8:1423:9|Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_ddr_enable_rcosc_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_ddr_enable_q1_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1311:8:1311:9|Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1252:8:1252:9|Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1193:8:1193:9|Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1134:8:1134:9|Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Pruning unused register count_ddr_enable_3. Make sure that there are no unused intermediate registers.
@W: CL177 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1331:8:1331:9|Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL190 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1376:8:1376:9|Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1376:8:1376:9|Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.
@W: CL169 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1376:8:1376:9|Pruning unused register sm2_state(2 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":792:8:792:9|Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":792:8:792:9|Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.
@W: CD434 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":1453:41:1453:46|Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":616:7:616:15|Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CL271 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\hdl\adc_interface_795x.vhd":539:8:539:9|Pruning unused bits 7 to 3 of s_sys_clk_count_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\hdl\adc_interface_795x.vhd":197:4:197:5|Optimizing register bit s_spi_mosi(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\hdl\adc_interface_795x.vhd":197:4:197:5|Optimizing register bit s_spi_mosi(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\hdl\adc_interface_795x.vhd":197:4:197:5|Optimizing register bit s_spi_mosi(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\hdl\adc_interface_795x.vhd":197:4:197:5|Optimizing register bit s_spi_mosi(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\hdl\adc_interface_795x.vhd":197:4:197:5|Optimizing register bit s_spi_mosi(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\hdl\adc_interface_795x.vhd":197:4:197:5|Optimizing register bit s_spi_mosi(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\hdl\adc_interface_795x.vhd":197:4:197:5|Optimizing register bit s_spi_mosi(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\hdl\adc_interface_795x.vhd":197:4:197:5|Optimizing register bit s_spi_mosi(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\hdl\adc_interface_795x.vhd":197:4:197:5|Optimizing register bit s_spi_mosi(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\hdl\adc_interface_795x.vhd":197:4:197:5|Pruning register bits 15 to 13 of s_spi_mosi(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\hdl\adc_interface_795x.vhd":197:4:197:5|Pruning register bits 5 to 0 of s_spi_mosi(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\hdl\adc_interface_795x.vhd":197:4:197:5|Pruning register bits 12 to 11 of s_spi_mosi(12 downto 6). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\hdl\apb3_if.vhd":59:4:59:10|Input port bits 31 to 12 of paddr_i(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\hdl\apb3_if.vhd":61:4:61:11|Input port bits 31 to 18 of pwdata_i(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL177 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"F:\SVN\MotorControl\Release\WebRelease\LiberoProjects\SK1ABLRS10\LiberoProject\SK1ABLRS10_5_1\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.

