@W: MT530 :"c:\sk1astsl10_3_0_multi_axis\hdl\sqmng.vhd":489:2:489:3|Found inferred clock SQMNG|sys_clk_i which controls 140 sequential elements including init_theta_s. This clock has no specified timing constraint which may adversely impact design performance. 
