<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>COREAHBLSRAM</name><vendor>Actel</vendor><library>DirectCore</library><version>2.0.113</version><fileSets><fileSet fileSetId="STIMULUS_FILESET"><file fileid="0"><name>coreparameters.v</name><userFileType>Verilog</userFileType><vendorExtensions><isIncludeFile/></vendorExtensions></file><file fileid="1"><name>mti\scripts\compileList.do</name><userFileType>DO</userFileType></file><file fileid="2"><name>mti\scripts\run.do</name><userFileType>DO</userFileType></file><file fileid="3"><name>mti\scripts\wave.do</name><userFileType>DO</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="4"><name>rtl\vlog\core\AHBLSramIf.v</name><logicalName>COREAHBLSRAM_LIB</logicalName><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>STIMULUS_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>