m255
K3
13
cModel Technology
Z0 dD:\Mathblock\SF2 DSP Application Notes\DSP Reference Guide\Ref. Guide Design Examples\VHDL\Filters\Parallel FIR Filters\Transpose_Sym_FIR\simulation
Emultadd
Z1 w1383568770
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dD:\Mathblock\SF2 DSP Application Notes\DSP Reference Guide\Ref. Guide Design Examples\VHDL\Filters\Parallel FIR Filters\Transpose_Sym_FIR\simulation
Z5 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Parallel FIR Filters/Transpose_Sym_FIR/component/work/multadd/multadd.vhd
Z6 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Parallel FIR Filters/Transpose_Sym_FIR/component/work/multadd/multadd.vhd
l0
L17
VP0;iha^nb?A_K_4;]Jh6h2
Z7 OW;C;10.1c;51
31
Z8 !s108 1383573075.137000
Z9 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Parallel FIR Filters/Transpose_Sym_FIR/component/work/multadd/multadd.vhd|
Z10 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Parallel FIR Filters/Transpose_Sym_FIR/component/work/multadd/multadd.vhd|
Z11 o-93 -explicit -work presynth -O0
!s100 h]?FTffDm=zIdg2DoHO0>0
!i10b 1
Artl
R2
R3
DEx4 work 7 multadd 0 22 P0;iha^nb?A_K_4;]Jh6h2
l82
L42
Vjga8<[:P2[kmC?6_ENghB0
R7
31
R8
R9
R10
R11
!s100 fklc_M3liijdI8T0[S^[<2
!i10b 1
Emultadd_multadd_0_hard_mult_addsub
Z12 w1383568769
R2
R3
R4
Z13 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Parallel FIR Filters/Transpose_Sym_FIR/component/work/multadd/multadd_0/multadd_multadd_0_HARD_MULT_ADDSUB.vhd
Z14 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Parallel FIR Filters/Transpose_Sym_FIR/component/work/multadd/multadd_0/multadd_multadd_0_HARD_MULT_ADDSUB.vhd
l0
L8
VDQ1OEc:=oCnAJeFaiH^cz2
R7
31
Z15 !s108 1383573074.451000
Z16 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Parallel FIR Filters/Transpose_Sym_FIR/component/work/multadd/multadd_0/multadd_multadd_0_HARD_MULT_ADDSUB.vhd|
Z17 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Parallel FIR Filters/Transpose_Sym_FIR/component/work/multadd/multadd_0/multadd_multadd_0_HARD_MULT_ADDSUB.vhd|
R11
!s100 Wfd1m[z69=AS8Of0<l7IJ1
!i10b 1
Adef_arch
R2
R3
DEx4 work 34 multadd_multadd_0_hard_mult_addsub 0 22 DQ1OEc:=oCnAJeFaiH^cz2
l103
L29
V:^D@QhZ[k:a1=Y3JFUb3E0
R7
31
R15
R16
R17
R11
!s100 Az7WC<:ZKKFIWTm^dhoUB0
!i10b 1
Etranspose_fir_testbench
Z18 w1383571403
Z19 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
Z20 DPx4 ieee 16 std_logic_signed 0 22 E>OLoMaBGQ?hbGgOoNXM^1
R2
R3
R4
Z21 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Parallel FIR Filters/Transpose_Sym_FIR/stimulus/Transpose_FIR_testbench.vhd
Z22 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Parallel FIR Filters/Transpose_Sym_FIR/stimulus/Transpose_FIR_testbench.vhd
l0
L31
V0AljZ8kZVa@gXFG2JXL8]0
!s100 f9kgoRYV_gPZDE426IFYo3
R7
31
!i10b 1
Z23 !s108 1383573076.120000
Z24 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Parallel FIR Filters/Transpose_Sym_FIR/stimulus/Transpose_FIR_testbench.vhd|
Z25 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Parallel FIR Filters/Transpose_Sym_FIR/stimulus/Transpose_FIR_testbench.vhd|
R11
Atestbench_arch
R19
R20
R2
R3
Z26 DEx4 work 23 transpose_fir_testbench 0 22 0AljZ8kZVa@gXFG2JXL8]0
l58
L35
V?AXRfBK<2K_ORNc6n4^GX3
!s100 HjdeE<RSk`5hW=MZle?oF2
R7
31
!i10b 1
R23
R24
R25
R11
Etranspose_sym_fir
Z27 w1383571380
R19
R20
R2
R3
R4
Z28 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Parallel FIR Filters/Transpose_Sym_FIR/hdl/Transpose_Sym_FIR.vhd
Z29 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Parallel FIR Filters/Transpose_Sym_FIR/hdl/Transpose_Sym_FIR.vhd
l0
L22
VH9[=zF;:n]j83dOIb?4aW2
R7
31
Z30 !s108 1383573075.636000
Z31 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Parallel FIR Filters/Transpose_Sym_FIR/hdl/Transpose_Sym_FIR.vhd|
Z32 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Parallel FIR Filters/Transpose_Sym_FIR/hdl/Transpose_Sym_FIR.vhd|
R11
!s100 `m1;SFaGBVRf_oD]]?=HU0
!i10b 1
Atranspose_fir_arch
R19
R20
R2
R3
DEx4 work 17 transpose_sym_fir 0 22 H9[=zF;:n]j83dOIb?4aW2
l94
L36
V_L8OVZ1mzNYI<@AM9i1Q02
R7
31
R30
R31
R32
R11
!s100 >E?L]`G0LOa3f;jhV22Ql2
!i10b 1
