m255
K3
13
cModel Technology
Z0 dD:\Mathblock\SF2 DSP Application Notes\DSP Reference Guide\Ref. Guide Design Examples\VHDL\Filters\Single MAC FIR Filters\Symmetric_MAC_FIR_Filter\simulation
Ecoef_ram
Z1 w1382723624
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dD:\Mathblock\SF2 DSP Application Notes\DSP Reference Guide\Ref. Guide Design Examples\VHDL\Filters\Single MAC FIR Filters\Symmetric_MAC_FIR_Filter\simulation
Z5 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/Symmetric_MAC_FIR_Filter/component/work/Coef_RAM/Coef_RAM.vhd
Z6 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/Symmetric_MAC_FIR_Filter/component/work/Coef_RAM/Coef_RAM.vhd
l0
L17
V:T8LZ7X5lj<z^CX2DKYXl3
Z7 OW;C;10.1c;51
31
Z8 !s108 1382732921.266000
Z9 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/Symmetric_MAC_FIR_Filter/component/work/Coef_RAM/Coef_RAM.vhd|
Z10 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/Symmetric_MAC_FIR_Filter/component/work/Coef_RAM/Coef_RAM.vhd|
Z11 o-93 -explicit -work presynth -O0
!s100 am1F@;YfI3YC7I1YnYN4z3
!i10b 1
Artl
R2
R3
DEx4 work 8 coef_ram 0 22 :T8LZ7X5lj<z^CX2DKYXl3
l71
L37
Vmlec9SQYz]U?1`<BA>lNh2
R7
31
R8
R9
R10
R11
!s100 nUF_lQ?788Xb^[J@TQ8g11
!i10b 1
Ecoef_ram_coef_ram_0_uram
Z12 w1382723622
R2
R3
R4
Z13 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/Symmetric_MAC_FIR_Filter/component/work/Coef_RAM/Coef_RAM_0/Coef_RAM_Coef_RAM_0_URAM.vhd
Z14 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/Symmetric_MAC_FIR_Filter/component/work/Coef_RAM/Coef_RAM_0/Coef_RAM_Coef_RAM_0_URAM.vhd
l0
L8
VBOcNI76Z;c^:HLAmH1Kbg0
R7
31
Z15 !s108 1382732917.677000
Z16 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/Symmetric_MAC_FIR_Filter/component/work/Coef_RAM/Coef_RAM_0/Coef_RAM_Coef_RAM_0_URAM.vhd|
Z17 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/Symmetric_MAC_FIR_Filter/component/work/Coef_RAM/Coef_RAM_0/Coef_RAM_Coef_RAM_0_URAM.vhd|
R11
!s100 05MH8bCOkE;:9O3VLGM=l0
!i10b 1
Adef_arch
R2
R3
DEx4 work 24 coef_ram_coef_ram_0_uram 0 22 BOcNI76Z;c^:HLAmH1Kbg0
l83
L24
VTNa;D3]VB^jL40Q;3HRfB3
R7
31
R15
R16
R17
R11
!s100 1@D7oMPQ0n13S7zH_U=IF0
!i10b 1
Einp_ram
Z18 w1382724703
R2
R3
R4
Z19 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/Symmetric_MAC_FIR_Filter/component/work/Inp_RAM/Inp_RAM.vhd
Z20 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/Symmetric_MAC_FIR_Filter/component/work/Inp_RAM/Inp_RAM.vhd
l0
L17
VFcEcniEIR>XS5>hUWOnJU1
R7
31
Z21 !s108 1382732928.661000
Z22 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/Symmetric_MAC_FIR_Filter/component/work/Inp_RAM/Inp_RAM.vhd|
Z23 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/Symmetric_MAC_FIR_Filter/component/work/Inp_RAM/Inp_RAM.vhd|
R11
!s100 e4lDYD>?0TFRG^1@WN70T1
!i10b 1
Artl
R2
R3
DEx4 work 7 inp_ram 0 22 FcEcniEIR>XS5>hUWOnJU1
l71
L37
VSOSR<Fij]<TznDe6[8BX60
R7
31
R21
R22
R23
R11
!s100 @b;dcoA7N;dK3`9L<4oZg3
!i10b 1
Einp_ram1
Z24 w1382724761
R2
R3
R4
Z25 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/Symmetric_MAC_FIR_Filter/component/work/Inp_RAM1/Inp_RAM1.vhd
Z26 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/Symmetric_MAC_FIR_Filter/component/work/Inp_RAM1/Inp_RAM1.vhd
l0
L17
V8g1PnVo8Y`;VkkjNL3Bjl0
R7
31
Z27 !s108 1382732935.526000
Z28 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/Symmetric_MAC_FIR_Filter/component/work/Inp_RAM1/Inp_RAM1.vhd|
Z29 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/Symmetric_MAC_FIR_Filter/component/work/Inp_RAM1/Inp_RAM1.vhd|
R11
!s100 o]Bioz?VzHlbR8PF@Gj2R2
!i10b 1
Artl
R2
R3
DEx4 work 8 inp_ram1 0 22 8g1PnVo8Y`;VkkjNL3Bjl0
l71
L37
VGCVg];4hgAbYSZ4;6_WH=1
R7
31
R27
R28
R29
R11
!s100 4cRkAcdXAOPDGJi@OddCO3
!i10b 1
Einp_ram1_inp_ram1_0_uram
Z30 w1382724760
R2
R3
R4
Z31 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/Symmetric_MAC_FIR_Filter/component/work/Inp_RAM1/Inp_RAM1_0/Inp_RAM1_Inp_RAM1_0_URAM.vhd
Z32 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/Symmetric_MAC_FIR_Filter/component/work/Inp_RAM1/Inp_RAM1_0/Inp_RAM1_Inp_RAM1_0_URAM.vhd
l0
L8
VEcRbCO^B@<AXOR>EKjBSb3
R7
31
Z33 !s108 1382732932.093000
Z34 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/Symmetric_MAC_FIR_Filter/component/work/Inp_RAM1/Inp_RAM1_0/Inp_RAM1_Inp_RAM1_0_URAM.vhd|
Z35 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/Symmetric_MAC_FIR_Filter/component/work/Inp_RAM1/Inp_RAM1_0/Inp_RAM1_Inp_RAM1_0_URAM.vhd|
R11
!s100 :GHHYQci:;zZEWCLKSeT:3
!i10b 1
Adef_arch
R2
R3
DEx4 work 24 inp_ram1_inp_ram1_0_uram 0 22 EcRbCO^B@<AXOR>EKjBSb3
l83
L24
V`Wa;:`bam3U^N3hCY:<G02
R7
31
R33
R34
R35
R11
!s100 D3kam:aZAb@8TB:h:1<??0
!i10b 1
Einp_ram_inp_ram_0_uram
Z36 w1382724702
R2
R3
R4
Z37 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/Symmetric_MAC_FIR_Filter/component/work/Inp_RAM/Inp_RAM_0/Inp_RAM_Inp_RAM_0_URAM.vhd
Z38 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/Symmetric_MAC_FIR_Filter/component/work/Inp_RAM/Inp_RAM_0/Inp_RAM_Inp_RAM_0_URAM.vhd
l0
L8
VWUT;6mGYSU0_I4kg8NjFS1
R7
31
Z39 !s108 1382732924.901000
Z40 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/Symmetric_MAC_FIR_Filter/component/work/Inp_RAM/Inp_RAM_0/Inp_RAM_Inp_RAM_0_URAM.vhd|
Z41 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/Symmetric_MAC_FIR_Filter/component/work/Inp_RAM/Inp_RAM_0/Inp_RAM_Inp_RAM_0_URAM.vhd|
R11
!s100 6J>5OiV;VO[X4al^zBfPo2
!i10b 1
Adef_arch
R2
R3
DEx4 work 22 inp_ram_inp_ram_0_uram 0 22 WUT;6mGYSU0_I4kg8NjFS1
l83
L24
V@>H<bGmo:E2cbcGb@FiT>3
R7
31
R39
R40
R41
R11
!s100 RHCeeX1f99hTWK5dC@3IQ0
!i10b 1
Emulacc_18x18
Z42 w1382551431
R2
R3
R4
Z43 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/Symmetric_MAC_FIR_Filter/component/work/mulacc_18x18/mulacc_18x18.vhd
Z44 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/Symmetric_MAC_FIR_Filter/component/work/mulacc_18x18/mulacc_18x18.vhd
l0
L17
VA<cX8YQhRb^JZ:K<0Pg<o0
R7
31
Z45 !s108 1382732913.761000
Z46 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/Symmetric_MAC_FIR_Filter/component/work/mulacc_18x18/mulacc_18x18.vhd|
Z47 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/Symmetric_MAC_FIR_Filter/component/work/mulacc_18x18/mulacc_18x18.vhd|
R11
!s100 ]USG<IYLe?ziBR?IQ@k_k0
!i10b 1
Artl
R2
R3
DEx4 work 12 mulacc_18x18 0 22 A<cX8YQhRb^JZ:K<0Pg<o0
l80
L41
VI1BBD4jl=`TTNLF6@^8Ij0
R7
31
R45
R46
R47
R11
!s100 OB>nNlAaB^X3NbZ;6]Te]3
!i10b 1
Emulacc_18x18_mulacc_18x18_0_hard_mult_acc
R42
R2
R3
R4
Z48 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/Symmetric_MAC_FIR_Filter/component/work/mulacc_18x18/mulacc_18x18_0/mulacc_18x18_mulacc_18x18_0_HARD_MULT_ACC.vhd
Z49 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/Symmetric_MAC_FIR_Filter/component/work/mulacc_18x18/mulacc_18x18_0/mulacc_18x18_mulacc_18x18_0_HARD_MULT_ACC.vhd
l0
L8
VmnREK^2F7GN4h^z<eWB4f2
R7
31
Z50 !s108 1382732910.017000
Z51 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/Symmetric_MAC_FIR_Filter/component/work/mulacc_18x18/mulacc_18x18_0/mulacc_18x18_mulacc_18x18_0_HARD_MULT_ACC.vhd|
Z52 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/Symmetric_MAC_FIR_Filter/component/work/mulacc_18x18/mulacc_18x18_0/mulacc_18x18_mulacc_18x18_0_HARD_MULT_ACC.vhd|
R11
!s100 >VQXm48SE]MS8RzL]DIf>1
!i10b 1
Adef_arch
R2
R3
DEx4 work 41 mulacc_18x18_mulacc_18x18_0_hard_mult_acc 0 22 mnREK^2F7GN4h^z<eWB4f2
l103
L29
VHo^aBo6g?GijoQ;D]UOXR0
R7
31
R50
R51
R52
R11
!s100 LlcFl=CAHbM_GQQ@ZNg4R3
!i10b 1
Esymmetric_mac_fir
Z53 w1382734413
Z54 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
Z55 DPx4 ieee 16 std_logic_signed 0 22 E>OLoMaBGQ?hbGgOoNXM^1
R2
R3
R4
Z56 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/Symmetric_MAC_FIR_Filter/hdl/Symmetric_MAC_FIR.vhd
Z57 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/Symmetric_MAC_FIR_Filter/hdl/Symmetric_MAC_FIR.vhd
l0
L21
VM=VHm^KW0CF94G4goRALf0
!s100 YNJoekc=WGBkfI8m5YC[i1
R7
31
!i10b 1
Z58 !s108 1382734429.723000
Z59 !s90 -reportprogress|300|-93|-explicit|-work|presynth|-O0|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/Symmetric_MAC_FIR_Filter/hdl/Symmetric_MAC_FIR.vhd|
Z60 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/Symmetric_MAC_FIR_Filter/hdl/Symmetric_MAC_FIR.vhd|
R11
Asymmetric_mac_fir_arch
R54
R55
R2
R3
Z61 DEx4 work 17 symmetric_mac_fir 0 22 M=VHm^KW0CF94G4goRALf0
l235
L33
VT=6Za0a2XkicN;ghGbb8J1
!s100 64nc]eAl=fTN0M4BA0iU>1
R7
31
!i10b 1
R58
R59
R60
R11
Esymmetric_mac_fir_testbench
Z62 w1382551731
R54
R55
R2
R3
R4
Z63 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/Symmetric_MAC_FIR_Filter/stimulus/Symmetric_MAC_FIR_Testbench.vhd
Z64 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/Symmetric_MAC_FIR_Filter/stimulus/Symmetric_MAC_FIR_Testbench.vhd
l0
L21
V5^EJ0Xbgo@XNeDig[ZoJn0
R7
31
Z65 !s108 1382732942.905000
Z66 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/Symmetric_MAC_FIR_Filter/stimulus/Symmetric_MAC_FIR_Testbench.vhd|
Z67 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Filters/Single MAC FIR Filters/Symmetric_MAC_FIR_Filter/stimulus/Symmetric_MAC_FIR_Testbench.vhd|
R11
!s100 ed>S:JkRbB1MEEHiD^8YA1
!i10b 1
Asymmetric_macfir_testbench_arch
R54
R55
R2
R3
DEx4 work 27 symmetric_mac_fir_testbench 0 22 5^EJ0Xbgo@XNeDig[ZoJn0
l49
L24
VoOY<0`?1@NVGG1;QcTYIV1
R7
31
R65
R66
R67
R11
!s100 8jTB9Q]G]?i4^[>Kc>XA^0
!i10b 1
