m255
K3
13
cModel Technology
Z0 dD:\Mathblock\SF2 DSP Application Notes\DSP Reference Guide\Ref. Guide Design Examples\VHDL\Shiftreg_SLL_SRL\simulation
Emult18x18
Z1 w1380884439
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dD:\Mathblock\SF2 DSP Application Notes\DSP Reference Guide\Ref. Guide Design Examples\VHDL\Shiftreg_SLL_SRL\simulation
Z5 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Shiftreg_SLL_SRL/component/work/Mult18x18/Mult18x18.vhd
Z6 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Shiftreg_SLL_SRL/component/work/Mult18x18/Mult18x18.vhd
l0
L17
VA@A[5a2TK@`jKH?>I:^AA1
Z7 OW;C;10.1c;51
31
Z8 !s108 1380889776.627000
Z9 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Shiftreg_SLL_SRL/component/work/Mult18x18/Mult18x18.vhd|
Z10 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Shiftreg_SLL_SRL/component/work/Mult18x18/Mult18x18.vhd|
Z11 o-93 -explicit -work presynth -O0
!s100 ?F57Y1e66PjZ:MKUVIHPz3
!i10b 1
Artl
R2
R3
DEx4 work 9 mult18x18 0 22 A@A[5a2TK@`jKH?>I:^AA1
l72
L37
V>SIMgB;M=W3F>a4jZCbB=0
R7
31
R8
R9
R10
R11
!s100 VIY?ineH7AFeK_<G8SSAj3
!i10b 1
Emult18x18_mult18x18_0_hard_mult
R1
R2
R3
R4
Z12 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Shiftreg_SLL_SRL/component/work/Mult18x18/Mult18x18_0/Mult18x18_Mult18x18_0_HARD_MULT.vhd
Z13 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Shiftreg_SLL_SRL/component/work/Mult18x18/Mult18x18_0/Mult18x18_Mult18x18_0_HARD_MULT.vhd
l0
L8
V98Pg:cZ[E`SWZhNYCAQBC1
R7
31
Z14 !s108 1380889775.770000
Z15 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Shiftreg_SLL_SRL/component/work/Mult18x18/Mult18x18_0/Mult18x18_Mult18x18_0_HARD_MULT.vhd|
Z16 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Shiftreg_SLL_SRL/component/work/Mult18x18/Mult18x18_0/Mult18x18_Mult18x18_0_HARD_MULT.vhd|
R11
!s100 GjS6<ZW`Vf:<Ko`Smbaa^2
!i10b 1
Adef_arch
R2
R3
DEx4 work 31 mult18x18_mult18x18_0_hard_mult 0 22 98Pg:cZ[E`SWZhNYCAQBC1
l99
L24
VX1BMhoMZ:MN69EPOioPS90
R7
31
R14
R15
R16
R11
!s100 XnIEeKje3_GfF@2jF5J[S0
!i10b 1
Esll_srl
Z17 w1380889596
Z18 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
Z19 DPx4 ieee 18 std_logic_unsigned 0 22 RYmj;=TK`k=k>D@Cz`zoB3
R2
R3
R4
Z20 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Shiftreg_SLL_SRL/hdl/SLL_SRL.vhd
Z21 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Shiftreg_SLL_SRL/hdl/SLL_SRL.vhd
l0
L25
V8;a?hRzFK6`4T?4k2neOa3
R7
31
Z22 !s108 1380889777.334000
Z23 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Shiftreg_SLL_SRL/hdl/SLL_SRL.vhd|
Z24 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Shiftreg_SLL_SRL/hdl/SLL_SRL.vhd|
R11
!s100 8]`3Ae?FcX?NK3:V]gB790
!i10b 1
Asll_shl_arch
R18
R19
R2
R3
DEx4 work 7 sll_srl 0 22 8;a?hRzFK6`4T?4k2neOa3
l66
L36
VlhBo<WX>mC;?eCPJ7@7zm0
R7
31
R22
R23
R24
R11
!s100 iYT1`Id449fT`CS[H15I^1
!i10b 1
Esll_srl_testbench
Z25 w1380886567
R2
R3
R4
Z26 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Shiftreg_SLL_SRL/stimulus/SLL_SRL_TESTBENCH.vhd
Z27 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Shiftreg_SLL_SRL/stimulus/SLL_SRL_TESTBENCH.vhd
l0
L21
Vo:D0YeYBABiW]Kn3^[:c`2
!s100 0Z6B`HJ]An0>me5Zi3kia2
R7
31
!i10b 1
Z28 !s108 1380889778.019000
Z29 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Shiftreg_SLL_SRL/stimulus/SLL_SRL_TESTBENCH.vhd|
Z30 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Shiftreg_SLL_SRL/stimulus/SLL_SRL_TESTBENCH.vhd|
R11
Asll_srl_arch
R2
R3
Z31 DEx4 work 17 sll_srl_testbench 0 22 o:D0YeYBABiW]Kn3^[:c`2
l50
L24
Z32 V]eUGIASNzDkiD[jf0ILbc3
Z33 !s100 O=H`AH:OMPgGEWzF6No_j3
R7
31
!i10b 1
R28
R29
R30
R11
