m255
K3
13
cModel Technology
Z0 dD:\Projects\Libero_11_0_0_23\Mathblock_widemult_exmp\synopysis_impl\Mult32x32\simulation
Eacc_0
Z1 w1371466544
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dD:\Mathblock\SF2 DSP Application Notes\IGLOO2_publish_doc\SF2_11.1\Design_files\Wide Multiplier\Mult32x32\simulation
Z5 8D:/Mathblock/SF2 DSP Application Notes/IGLOO2_publish_doc/SF2_11.1/Design_files/Wide Multiplier/Mult32x32/component/work/acc_0/acc_0.vhd
Z6 FD:/Mathblock/SF2 DSP Application Notes/IGLOO2_publish_doc/SF2_11.1/Design_files/Wide Multiplier/Mult32x32/component/work/acc_0/acc_0.vhd
l0
L17
Va5YJBdW@G7SUZD9>`U;2g3
Z7 OW;C;10.1c;51
31
Z8 !s108 1371467046.877000
Z9 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/IGLOO2_publish_doc/SF2_11.1/Design_files/Wide Multiplier/Mult32x32/component/work/acc_0/acc_0.vhd|
Z10 !s107 D:/Mathblock/SF2 DSP Application Notes/IGLOO2_publish_doc/SF2_11.1/Design_files/Wide Multiplier/Mult32x32/component/work/acc_0/acc_0.vhd|
Z11 o-93 -explicit -work presynth -O0
!s100 NA;d?jk[TVEacTTS=Zodm1
!i10b 1
Artl
R2
R3
DEx4 work 5 acc_0 0 22 a5YJBdW@G7SUZD9>`U;2g3
l88
L45
V];J4I29VM0Lz^U46:@OY33
R7
31
R8
R9
R10
R11
!s100 iBnjRkF7Yd`WTZ7nh`Flh1
!i10b 1
Eacc_0_acc_0_0_hard_mult_acc
R1
R2
R3
R4
Z12 8D:/Mathblock/SF2 DSP Application Notes/IGLOO2_publish_doc/SF2_11.1/Design_files/Wide Multiplier/Mult32x32/component/work/acc_0/acc_0_0/acc_0_acc_0_0_HARD_MULT_ACC.vhd
Z13 FD:/Mathblock/SF2 DSP Application Notes/IGLOO2_publish_doc/SF2_11.1/Design_files/Wide Multiplier/Mult32x32/component/work/acc_0/acc_0_0/acc_0_acc_0_0_HARD_MULT_ACC.vhd
l0
L8
Vdg^RK<[H_483bUCYzd`EB2
R7
31
Z14 !s108 1371467037.627000
Z15 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/IGLOO2_publish_doc/SF2_11.1/Design_files/Wide Multiplier/Mult32x32/component/work/acc_0/acc_0_0/acc_0_acc_0_0_HARD_MULT_ACC.vhd|
Z16 !s107 D:/Mathblock/SF2 DSP Application Notes/IGLOO2_publish_doc/SF2_11.1/Design_files/Wide Multiplier/Mult32x32/component/work/acc_0/acc_0_0/acc_0_acc_0_0_HARD_MULT_ACC.vhd|
R11
!s100 CWO;TOKIGCbCWf0R1X7bH0
!i10b 1
Adef_arch
R2
R3
DEx4 work 27 acc_0_acc_0_0_hard_mult_acc 0 22 dg^RK<[H_483bUCYzd`EB2
l106
L32
VEG0h@k1>AYRkoZQD=<F:?0
R7
31
R14
R15
R16
R11
!s100 `OiY6VF_YHY;e_ib<V=lg3
!i10b 1
Emult32x32_sf2
Z17 w1368692733
Z18 DPx4 ieee 16 std_logic_signed 0 22 E>OLoMaBGQ?hbGgOoNXM^1
Z19 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
R2
R3
Z20 dD:\Projects\Libero_11_0_0_23\Mathblock_widemult_exmp\synopysis_impl\Mult32x32\simulation
Z21 8D:/Projects/Libero_11_0_0_23/Mathblock_widemult_exmp/synopysis_impl/Mult32x32/hdl/Math32x32.vhd
Z22 FD:/Projects/Libero_11_0_0_23/Mathblock_widemult_exmp/synopysis_impl/Mult32x32/hdl/Math32x32.vhd
l0
L12
VVi7z^LinU0ARQ9=>CcEDO0
R7
31
Z23 !s108 1368692821.532000
Z24 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Projects/Libero_11_0_0_23/Mathblock_widemult_exmp/synopysis_impl/Mult32x32/hdl/Math32x32.vhd|
Z25 !s107 D:/Projects/Libero_11_0_0_23/Mathblock_widemult_exmp/synopysis_impl/Mult32x32/hdl/Math32x32.vhd|
R11
!s100 `z>cb?691zHbaG=bJk6Ik2
!i10b 1
Amult32x32_sf2_arch
R18
R19
R2
R3
DEx4 work 13 mult32x32_sf2 0 22 Vi7z^LinU0ARQ9=>CcEDO0
l83
L24
VkTIiVV0_0X[U6BSWhCTz62
R7
31
R23
R24
R25
R11
!s100 i3W8]<id42UJh:VSbglKf2
!i10b 1
Emult32x32_singlemacc
Z26 w1371466594
R18
R19
R2
R3
R4
Z27 8D:/Mathblock/SF2 DSP Application Notes/IGLOO2_publish_doc/SF2_11.1/Design_files/Wide Multiplier/Mult32x32/hdl/Mult32x32_SingleMACC.vhd
Z28 FD:/Mathblock/SF2 DSP Application Notes/IGLOO2_publish_doc/SF2_11.1/Design_files/Wide Multiplier/Mult32x32/hdl/Mult32x32_SingleMACC.vhd
l0
L23
VGOM_=bjPG=Sk`AWRno^><2
R7
31
Z29 !s108 1371467055.550000
Z30 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/IGLOO2_publish_doc/SF2_11.1/Design_files/Wide Multiplier/Mult32x32/hdl/Mult32x32_SingleMACC.vhd|
Z31 !s107 D:/Mathblock/SF2 DSP Application Notes/IGLOO2_publish_doc/SF2_11.1/Design_files/Wide Multiplier/Mult32x32/hdl/Mult32x32_SingleMACC.vhd|
R11
!s100 LdE;f7Kj6_[aH4KeRCSj[2
!i10b 1
Amult32x32_sf2_arch
R18
R19
R2
R3
DEx4 work 20 mult32x32_singlemacc 0 22 GOM_=bjPG=Sk`AWRno^><2
l94
L35
VZFBZR2Mo1AM`0]le1Wi_o3
R7
31
R29
R30
R31
R11
!s100 =LeTXmU5aVXAZRTc;8A^f1
!i10b 1
Etestbench
Z32 w1371466516
R19
R18
R2
R3
R4
Z33 8D:/Mathblock/SF2 DSP Application Notes/IGLOO2_publish_doc/SF2_11.1/Design_files/Wide Multiplier/Mult32x32/stimulus/TESTBENCH.vhd
Z34 FD:/Mathblock/SF2 DSP Application Notes/IGLOO2_publish_doc/SF2_11.1/Design_files/Wide Multiplier/Mult32x32/stimulus/TESTBENCH.vhd
l0
L22
V<H;G;HlH[NigIifabEjaU2
!s100 IKbA9[[B2WiBGA]XT^ojl1
R7
31
!i10b 1
Z35 !s108 1371467059.746000
Z36 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/IGLOO2_publish_doc/SF2_11.1/Design_files/Wide Multiplier/Mult32x32/stimulus/TESTBENCH.vhd|
Z37 !s107 D:/Mathblock/SF2 DSP Application Notes/IGLOO2_publish_doc/SF2_11.1/Design_files/Wide Multiplier/Mult32x32/stimulus/TESTBENCH.vhd|
R11
Atestbench_arch
R19
R18
R2
R3
Z38 DEx4 work 9 testbench 0 22 <H;G;HlH[NigIifabEjaU2
l54
L26
Z39 VTe=hLX<@eY@1WI4zQg5W=2
Z40 !s100 <b5RooI_V5[GjR7PD;oKz2
R7
31
!i10b 1
R35
R36
R37
R11
Etop
Z41 w1366277140
R2
R3
R20
Z42 8D:/Projects/Libero_11_0_0_23/Mathblock_widemult_exmp/synopysis_impl/Mult32x32/component/work/top/top.vhd
Z43 FD:/Projects/Libero_11_0_0_23/Mathblock_widemult_exmp/synopysis_impl/Mult32x32/component/work/top/top.vhd
l0
L17
VTfE1fgo4G=aM0CJA[?GTl0
R7
31
Z44 !s108 1366278729.633000
Z45 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Projects/Libero_11_0_0_23/Mathblock_widemult_exmp/synopysis_impl/Mult32x32/component/work/top/top.vhd|
Z46 !s107 D:/Projects/Libero_11_0_0_23/Mathblock_widemult_exmp/synopysis_impl/Mult32x32/component/work/top/top.vhd|
R11
!s100 einLYABFZTHnb;o;SjO0c1
!i10b 1
Artl
R2
R3
DEx4 work 3 top 0 22 TfE1fgo4G=aM0CJA[?GTl0
l134
L42
V@^Lk4>2WfLWodBNVV6C[`0
R7
31
R44
R45
R46
R11
!s100 C?nXl6im7FO<HYh?UN6z>0
!i10b 1
