m255
K3
13
cModel Technology
Z0 dD:\Mathblock\SF2 DSP Application Notes\DSP Reference Guide\Ref. Guide Design Examples\VHDL\Counter_44bit\simulation
Ecounter_44bit
Z1 w1381149173
Z2 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
Z3 DPx4 ieee 18 std_logic_unsigned 0 22 RYmj;=TK`k=k>D@Cz`zoB3
Z4 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z5 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z6 dD:\Mathblock\SF2 DSP Application Notes\DSP Reference Guide\Ref. Guide Design Examples\VHDL\Counter_44bit\simulation
Z7 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Counter_44bit/hdl/Counter_44bit.vhd
Z8 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Counter_44bit/hdl/Counter_44bit.vhd
l0
L24
V0_oHAJ7HiEe=9Xi=5Jbb01
Z9 OW;C;10.1c;51
31
Z10 !s108 1381149228.809000
Z11 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Counter_44bit/hdl/Counter_44bit.vhd|
Z12 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Counter_44bit/hdl/Counter_44bit.vhd|
Z13 o-93 -explicit -work presynth -O0
!s100 [^]Saa5B1T_Kf[e@B>lVL1
!i10b 1
Acntr44bit_arch
R2
R3
R4
R5
DEx4 work 13 counter_44bit 0 22 0_oHAJ7HiEe=9Xi=5Jbb01
l80
L44
VUD9C>@TMU3n4PFdd7fenT2
!s100 ]NQE`eW]8<91>dU]X]h_12
R9
31
R10
R11
R12
R13
!i10b 1
Ecounter_44bit_testbench
Z14 w1381149127
R2
R3
R4
R5
R6
Z15 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Counter_44bit/stimulus/Counter_44bit_Testbench.vhd
Z16 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Counter_44bit/stimulus/Counter_44bit_Testbench.vhd
l0
L21
V@^Qni=DzXG`gMh5=:gUzb0
!s100 4E[TJZ80c5[^YEFjF^b2?1
R9
31
!i10b 1
Z17 !s108 1381149229.308000
Z18 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Counter_44bit/stimulus/Counter_44bit_Testbench.vhd|
Z19 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Counter_44bit/stimulus/Counter_44bit_Testbench.vhd|
R13
Abehavioral
R2
R3
R4
R5
Z20 DEx4 work 23 counter_44bit_testbench 0 22 @^Qni=DzXG`gMh5=:gUzb0
l63
L24
Z21 VJ0;0oBG7b^k5f0NEY]`_X3
Z22 !s100 jLU5BY;0famhU^IOSE3Gi1
R9
31
!i10b 1
R17
R18
R19
R13
Emultacc
Z23 w1381146696
R4
R5
R6
Z24 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Counter_44bit/component/work/MultAcc/MultAcc.vhd
Z25 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Counter_44bit/component/work/MultAcc/MultAcc.vhd
l0
L17
VbW80[eDf4EP@j8>^BH4ce3
R9
31
Z26 !s108 1381149228.248000
Z27 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Counter_44bit/component/work/MultAcc/MultAcc.vhd|
Z28 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Counter_44bit/component/work/MultAcc/MultAcc.vhd|
R13
!s100 [OY9omOZ`QY`[4f90mJZi0
!i10b 1
Artl
R4
R5
DEx4 work 7 multacc 0 22 bW80[eDf4EP@j8>^BH4ce3
l75
L39
V<9cN0bjZeXcC5QC=4[TRD2
R9
31
R26
R27
R28
R13
!s100 WQ_iOR>UH4G:Uo_^4oaR?0
!i10b 1
Emultacc_multacc_0_hard_mult_acc
R23
R4
R5
R6
Z29 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Counter_44bit/component/work/MultAcc/MultAcc_0/MultAcc_MultAcc_0_HARD_MULT_ACC.vhd
Z30 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Counter_44bit/component/work/MultAcc/MultAcc_0/MultAcc_MultAcc_0_HARD_MULT_ACC.vhd
l0
L8
V`hb@:zPLgmWz:>f537mdV0
R9
31
Z31 !s108 1381149227.639000
Z32 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Counter_44bit/component/work/MultAcc/MultAcc_0/MultAcc_MultAcc_0_HARD_MULT_ACC.vhd|
Z33 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Counter_44bit/component/work/MultAcc/MultAcc_0/MultAcc_MultAcc_0_HARD_MULT_ACC.vhd|
R13
!s100 aJTG4OZ;nngg_?I:]BaVo3
!i10b 1
Adef_arch
R4
R5
DEx4 work 31 multacc_multacc_0_hard_mult_acc 0 22 `hb@:zPLgmWz:>f537mdV0
l100
L26
V0`Z3Gfk3C]khlA^6W95@>3
R9
31
R31
R32
R33
R13
!s100 0cMgTb^F`k8RaRjh=U=U^2
!i10b 1
