m255
K3
13
cModel Technology
Z0 dD:\Mathblock\SF2 DSP Application Notes\DSP Reference Guide\Ref. Guide Design Examples\VHDL\Adder_Sub_88bit\simulation
Eadder_sub_88bit
Z1 w1381097022
Z2 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
Z3 DPx4 ieee 18 std_logic_unsigned 0 22 RYmj;=TK`k=k>D@Cz`zoB3
Z4 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z5 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z6 dD:\Mathblock\SF2 DSP Application Notes\DSP Reference Guide\Ref. Guide Design Examples\VHDL\Adder_Sub_88bit\simulation
Z7 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Adder_Sub_88bit/hdl/Adder_Sub_88bit.vhd
Z8 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Adder_Sub_88bit/hdl/Adder_Sub_88bit.vhd
l0
L27
Vm<A3@OG@K;HBLPmRazcX80
Z9 OW;C;10.1c;51
31
Z10 !s108 1381097051.877000
Z11 !s90 -reportprogress|300|-93|-explicit|-work|presynth|-O0|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Adder_Sub_88bit/hdl/Adder_Sub_88bit.vhd|
Z12 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Adder_Sub_88bit/hdl/Adder_Sub_88bit.vhd|
Z13 o-93 -explicit -work presynth -O0
!s100 AG@gi;ad6hi2@^hR[of1i0
!i10b 1
Aaddersub88bit_arch
R2
R3
R4
R5
DEx4 work 15 adder_sub_88bit 0 22 m<A3@OG@K;HBLPmRazcX80
l122
L48
VDiWJkeai]g<Qf?OoGDg:P1
R9
31
R10
R11
R12
R13
!s100 VNnAP@oDh6[o?KPjL_MX13
!i10b 1
Eadder_sub_88bit_testbench
Z14 w1381093545
R2
R3
R4
R5
R6
Z15 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Adder_Sub_88bit/stimulus/Adder_Sub_88bit_testbench.vhd
Z16 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Adder_Sub_88bit/stimulus/Adder_Sub_88bit_testbench.vhd
l0
L21
V_QoWNhL3i[JYdQLAzzG6I1
R9
31
Z17 !s108 1381097057.103000
Z18 !s90 -reportprogress|300|-93|-explicit|-work|presynth|-O0|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Adder_Sub_88bit/stimulus/Adder_Sub_88bit_testbench.vhd|
Z19 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Adder_Sub_88bit/stimulus/Adder_Sub_88bit_testbench.vhd|
R13
!s100 Jk_2z40VoH0z6XCMfFOU63
!i10b 1
Abehavioral
R2
R3
R4
R5
DEx4 work 25 adder_sub_88bit_testbench 0 22 _QoWNhL3i[JYdQLAzzG6I1
l64
L24
V3cgWiH1;9iD^2HkWOBj@?1
R9
31
R17
R18
R19
R13
!s100 8ge<VjLhm=9fTN7I<Bzm31
!i10b 1
Emultadder
Z20 w1381095148
R4
R5
R6
Z21 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Adder_Sub_88bit/component/work/MultAdder/MultAdder.vhd
Z22 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Adder_Sub_88bit/component/work/MultAdder/MultAdder.vhd
l0
L17
VzgOP<ikRg38zbV7:3fcej3
R9
31
Z23 !s108 1381097062.517000
Z24 !s90 -reportprogress|300|-93|-explicit|-work|presynth|-O0|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Adder_Sub_88bit/component/work/MultAdder/MultAdder.vhd|
Z25 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Adder_Sub_88bit/component/work/MultAdder/MultAdder.vhd|
R13
!s100 @9UdAiR0jVoVgC?UfT5a90
!i10b 1
Artl
R4
R5
DEx4 work 9 multadder 0 22 zgOP<ikRg38zbV7:3fcej3
l92
L46
V9hbOm=cnPM9HN^CP@li[73
R9
31
R23
R24
R25
R13
!s100 i<AmYWNicP=6IW:zKeN>Q0
!i10b 1
Emultadder_multadder_0_hard_mult_addsub
Z26 w1381095147
R4
R5
R6
Z27 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Adder_Sub_88bit/component/work/MultAdder/MultAdder_0/MultAdder_MultAdder_0_HARD_MULT_ADDSUB.vhd
Z28 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Adder_Sub_88bit/component/work/MultAdder/MultAdder_0/MultAdder_MultAdder_0_HARD_MULT_ADDSUB.vhd
l0
L8
VmV6c9o]_TB7^E5?_=h4H?0
R9
31
Z29 !s108 1381097070.370000
Z30 !s90 -reportprogress|300|-93|-explicit|-work|presynth|-O0|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Adder_Sub_88bit/component/work/MultAdder/MultAdder_0/MultAdder_MultAdder_0_HARD_MULT_ADDSUB.vhd|
Z31 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Adder_Sub_88bit/component/work/MultAdder/MultAdder_0/MultAdder_MultAdder_0_HARD_MULT_ADDSUB.vhd|
R13
!s100 f:=k;E`nmk@0@`RiPZ?^m0
!i10b 1
Adef_arch
R4
R5
DEx4 work 38 multadder_multadder_0_hard_mult_addsub 0 22 mV6c9o]_TB7^E5?_=h4H?0
l107
L33
V>N97K:J6c4]h`li:[4iGm3
R9
31
R29
R30
R31
R13
!s100 EPRJGBa72hc2k]1K^YnXT0
!i10b 1
Emultadder_w_din
Z32 w1381095174
R4
R5
R6
Z33 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Adder_Sub_88bit/component/work/MultAdder_w_Din/MultAdder_w_Din.vhd
Z34 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Adder_Sub_88bit/component/work/MultAdder_w_Din/MultAdder_w_Din.vhd
l0
L17
Vj;JIQTE3N>bT;zLCd=ET:3
R9
31
Z35 !s108 1381097078.008000
Z36 !s90 -reportprogress|300|-93|-explicit|-work|presynth|-O0|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Adder_Sub_88bit/component/work/MultAdder_w_Din/MultAdder_w_Din.vhd|
Z37 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Adder_Sub_88bit/component/work/MultAdder_w_Din/MultAdder_w_Din.vhd|
R13
!s100 4`ToG;fGFG]=jHoXCk10S0
!i10b 1
Artl
R4
R5
DEx4 work 15 multadder_w_din 0 22 j;JIQTE3N>bT;zLCd=ET:3
l90
L46
VNHG6JAiWj=1_QbD`HVETT2
!s100 j22W3dO325e6Food9C2K=0
R9
31
R35
R36
R37
R13
!i10b 1
Emultadder_w_din_multadder_w_din_0_hard_mult_addsub
R32
R4
R5
R6
Z38 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Adder_Sub_88bit/component/work/MultAdder_w_Din/MultAdder_w_Din_0/MultAdder_w_Din_MultAdder_w_Din_0_HARD_MULT_ADDSUB.vhd
Z39 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Adder_Sub_88bit/component/work/MultAdder_w_Din/MultAdder_w_Din_0/MultAdder_w_Din_MultAdder_w_Din_0_HARD_MULT_ADDSUB.vhd
l0
L8
VVCMYSPdL>1cEalYC3`<>?3
!s100 33SIN@R1IPIYb5INidOm^0
R9
31
!i10b 1
Z40 !s108 1381097084.473000
Z41 !s90 -reportprogress|300|-93|-explicit|-work|presynth|-O0|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Adder_Sub_88bit/component/work/MultAdder_w_Din/MultAdder_w_Din_0/MultAdder_w_Din_MultAdder_w_Din_0_HARD_MULT_ADDSUB.vhd|
Z42 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/Adder_Sub_88bit/component/work/MultAdder_w_Din/MultAdder_w_Din_0/MultAdder_w_Din_MultAdder_w_Din_0_HARD_MULT_ADDSUB.vhd|
R13
Adef_arch
R4
R5
Z43 DEx4 work 50 multadder_w_din_multadder_w_din_0_hard_mult_addsub 0 22 VCMYSPdL>1cEalYC3`<>?3
l108
L34
Z44 VDR<he`F0@iaeMAklaDgIh1
Z45 !s100 Wn?mZc1>I[Ul[=9mU3hJm2
R9
31
!i10b 1
R40
R41
R42
R13
