m255
K3
13
cModel Technology
Z0 dD:\Mathblock\SF2 DSP Application Notes\DSP Reference Guide\Ref. Guide Design Examples\VHDL\ASLL_ASRL_18bit\simulation
Easll_asrl
Z1 w1380890590
Z2 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
Z3 DPx4 ieee 16 std_logic_signed 0 22 E>OLoMaBGQ?hbGgOoNXM^1
Z4 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z5 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z6 dD:\Mathblock\SF2 DSP Application Notes\DSP Reference Guide\Ref. Guide Design Examples\VHDL\ASLL_ASRL_18bit\simulation
Z7 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/ASLL_ASRL_18bit/hdl/ASLL_ASRL.vhd
Z8 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/ASLL_ASRL_18bit/hdl/ASLL_ASRL.vhd
l0
L26
V46E:b^2>06K;R3;C>6N:e3
Z9 OW;C;10.1c;51
31
Z10 !s108 1380891131.965000
Z11 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/ASLL_ASRL_18bit/hdl/ASLL_ASRL.vhd|
Z12 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/ASLL_ASRL_18bit/hdl/ASLL_ASRL.vhd|
Z13 o-93 -explicit -work presynth -O0
!s100 fJXoa1l=baG^^K]HAH6C62
!i10b 1
Aasll_ashl_arch
R2
R3
R4
R5
DEx4 work 9 asll_asrl 0 22 46E:b^2>06K;R3;C>6N:e3
l67
L37
VKK5S?B04bGZ6aadXf7YIo1
!s100 Gjc]gBkb^Y=lZDS=YRQ3o3
R9
31
R10
R11
R12
R13
!i10b 1
Easll_asrl_testbench
Z14 w1380891109
R4
R5
R6
Z15 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/ASLL_ASRL_18bit/stimulus/ASLL_ASRL_TESTBENCH.vhd
Z16 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/ASLL_ASRL_18bit/stimulus/ASLL_ASRL_TESTBENCH.vhd
l0
L21
V1:_2d;1eMR<JTE@8@L@MN0
!s100 a7`K@BaP?hS8QY3Y1JKe]2
R9
31
!i10b 1
Z17 !s108 1380891132.854000
Z18 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/ASLL_ASRL_18bit/stimulus/ASLL_ASRL_TESTBENCH.vhd|
Z19 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/ASLL_ASRL_18bit/stimulus/ASLL_ASRL_TESTBENCH.vhd|
R13
Aasll_asrl_arch
R4
R5
Z20 DEx4 work 19 asll_asrl_testbench 0 22 1:_2d;1eMR<JTE@8@L@MN0
l50
L24
VnAV<Z[MoenfF^38Wm@^2I3
!s100 82A>DzCo>OnK66M3lae?l0
R9
31
!i10b 1
R17
R18
R19
R13
Emult18x18
Z21 w1380890828
R4
R5
R6
Z22 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/ASLL_ASRL_18bit/component/work/Mult18x18/Mult18x18.vhd
Z23 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/ASLL_ASRL_18bit/component/work/Mult18x18/Mult18x18.vhd
l0
L17
VA@A[5a2TK@`jKH?>I:^AA1
R9
31
Z24 !s108 1380891131.279000
Z25 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/ASLL_ASRL_18bit/component/work/Mult18x18/Mult18x18.vhd|
Z26 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/ASLL_ASRL_18bit/component/work/Mult18x18/Mult18x18.vhd|
R13
!s100 ?F57Y1e66PjZ:MKUVIHPz3
!i10b 1
Artl
R4
R5
DEx4 work 9 mult18x18 0 22 A@A[5a2TK@`jKH?>I:^AA1
l72
L37
V>SIMgB;M=W3F>a4jZCbB=0
R9
31
R24
R25
R26
R13
!s100 VIY?ineH7AFeK_<G8SSAj3
!i10b 1
Emult18x18_mult18x18_0_hard_mult
R21
R4
R5
R6
Z27 8D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/ASLL_ASRL_18bit/component/work/Mult18x18/Mult18x18_0/Mult18x18_Mult18x18_0_HARD_MULT.vhd
Z28 FD:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/ASLL_ASRL_18bit/component/work/Mult18x18/Mult18x18_0/Mult18x18_Mult18x18_0_HARD_MULT.vhd
l0
L8
V98Pg:cZ[E`SWZhNYCAQBC1
R9
31
Z29 !s108 1380891130.374000
Z30 !s90 -reportprogress|300|-93|-explicit|-work|presynth|D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/ASLL_ASRL_18bit/component/work/Mult18x18/Mult18x18_0/Mult18x18_Mult18x18_0_HARD_MULT.vhd|
Z31 !s107 D:/Mathblock/SF2 DSP Application Notes/DSP Reference Guide/Ref. Guide Design Examples/VHDL/ASLL_ASRL_18bit/component/work/Mult18x18/Mult18x18_0/Mult18x18_Mult18x18_0_HARD_MULT.vhd|
R13
!s100 GjS6<ZW`Vf:<Ko`Smbaa^2
!i10b 1
Adef_arch
R4
R5
DEx4 work 31 mult18x18_mult18x18_0_hard_mult 0 22 98Pg:cZ[E`SWZhNYCAQBC1
l99
L24
VX1BMhoMZ:MN69EPOioPS90
R9
31
R29
R30
R31
R13
!s100 XnIEeKje3_GfF@2jF5J[S0
!i10b 1
