project -load "D:/DSP reference guide/DSP Reference Guide/Ref. Guide Design Examples/Liberov11.3/VHDL/Filters/Parallel FIR Filters/Transpose_Sym_FIR/synthesis/Transpose_Sym_FIR_syn.prj"
project -run -clean
project -save
