m255
K3
z0
13
cModel Technology
dD:\Microsemi_prj\PCIE_Demo\simulation
vaxi_feedthrough
Z0 !s110 1405446167
!i10b 1
!s100 O_YKinnl=`M:LbfZLOIc?0
Ib@Tkg6n9WR_]>WTIB?Hio0
Z1 V`JN@9S9cnhjKRR_L]QIcM3
Z2 dD:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/simulation
Z3 w1402602160
8D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_feedthrough.v
FD:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_feedthrough.v
L0 30
Z4 OW;L;10.3a;59
r1
!s85 0
31
!s108 1405446166.830000
!s107 D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_feedthrough.v|
!s90 -reportprogress|300|-work|presynth|D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_feedthrough.v|
!s101 -O0
!i113 1
Z5 o-work presynth -O0
vaxi_interconnect
Z6 !s110 1403134844
I;XeV8U0N]Z<bQXFE^GI7j2
R1
Z7 dD:/Appsnotes/2014/AXI__update/design_file/Libero/PCIe_with_AXI_SLAVE/simulation
Z8 w1380319666
8D:/Appsnotes/2014/AXI__update/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/2.1.101/rtl/vlog/core/axi_interconnect.v
FD:/Appsnotes/2014/AXI__update/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/2.1.101/rtl/vlog/core/axi_interconnect.v
Z9 L0 29
Z10 OW;L;10.2c;57
r1
31
R5
!i10b 1
!s100 _[c4;M1]U?5EmNdHQ9Og@2
!s85 0
!s108 1403134844.493000
!s107 D:/Appsnotes/2014/AXI__update/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/2.1.101/rtl/vlog/core/axi_interconnect.v|
!s90 -reportprogress|300|-work|presynth|D:/Appsnotes/2014/AXI__update/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/2.1.101/rtl/vlog/core/axi_interconnect.v|
!s101 -O0
vaxi_interconnect_ntom
Z11 !s110 1405446175
!i10b 1
!s100 KBc212UHN`Ie`:AM^?4;C0
IBg^4W4KXOzm^G8glEbkEj3
R1
R2
R3
8D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_interconnect_ntom.v
FD:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_interconnect_ntom.v
L0 38
R4
r1
!s85 0
31
!s108 1405446174.677000
!s107 D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_interconnect_ntom.v|
!s90 -reportprogress|300|-work|presynth|D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_interconnect_ntom.v|
!s101 -O0
!i113 1
R5
vaxi_master_stage
R11
!i10b 1
!s100 B3GIQ8Lch5A8CA??g107^2
IBlZI9APGSKojjEH5RKnm63
R1
R2
R3
8D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_master_stage.v
FD:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_master_stage.v
Z12 L0 28
R4
r1
!s85 0
31
!s108 1405446175.285000
!s107 D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_master_stage.v|
!s90 -reportprogress|300|-work|presynth|D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_master_stage.v|
!s101 -O0
!i113 1
R5
vaxi_matrix_m
Z13 !s110 1405446168
!i10b 1
!s100 afI_2S45l:66A5PTfVdam3
I7nFci^?R^PUV=hzoMEgK]0
R1
R2
R3
8D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_matrix_m.v
FD:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_matrix_m.v
Z14 L0 33
R4
r1
!s85 0
31
!s108 1405446168.608000
!s107 D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_matrix_m.v|
!s90 -reportprogress|300|-work|presynth|D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_matrix_m.v|
!s101 -O0
!i113 1
R5
vaxi_matrix_s
Z15 !s110 1405446174
!i10b 1
!s100 R1G^YUGA6T9<QGGIZUWHE1
IN<kLeU>FnghR[hOVjCc:]0
R1
R2
R3
8D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_matrix_s.v
FD:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_matrix_s.v
L0 34
R4
r1
!s85 0
31
!s108 1405446174.271000
!s107 D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_matrix_s.v|
!s90 -reportprogress|300|-work|presynth|D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_matrix_s.v|
!s101 -O0
!i113 1
R5
vaxi_RA_ARBITER
Z16 !s110 1405446172
!i10b 1
!s100 cE8^]5Dn>;kGJmOdV?GY`2
IDZ]3VG=`J7AT:P6McnP2M1
R1
R2
R3
8D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_ra_arbiter.v
FD:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_ra_arbiter.v
R12
R4
r1
!s85 0
31
!s108 1405446171.931000
!s107 D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_ra_arbiter.v|
!s90 -reportprogress|300|-work|presynth|D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_ra_arbiter.v|
!s101 -O0
!i113 1
R5
naxi_@r@a_@a@r@b@i@t@e@r
vaxi_ra_channel
R15
!i10b 1
!s100 1gVYmnQF<=F:X`2A];:8F3
IDJOd]XCz2^QHIk1j`=UNW0
R1
R2
R3
8D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_ra_channel.v
FD:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_ra_channel.v
R14
R4
r1
!s85 0
31
!s108 1405446173.834000
!s107 D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_ra_channel.v|
!s90 -reportprogress|300|-work|presynth|D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_ra_channel.v|
!s101 -O0
!i113 1
R5
vaxi_rd_channel
R0
!i10b 1
!s100 =NP]fiI_Rh8X<mo3V>gzN1
I[lQL[k6_n<[eRP?ck9_PC0
R1
R2
R3
8D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_rd_channel.v
FD:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_rd_channel.v
R14
R4
r1
!s85 0
31
!s108 1405446167.766000
!s107 D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_rd_channel.v|
!s90 -reportprogress|300|-work|presynth|D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_rd_channel.v|
!s101 -O0
!i113 1
R5
vaxi_rdmatrix_16Sto1M
R0
!i10b 1
!s100 czA@LX=1oL7]8;FQ9m0zG0
I>e^@9zb1CZjfXHMVQ@mzS2
R1
R2
R3
8D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_rdmatrix_16Sto1M.v
FD:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_rdmatrix_16Sto1M.v
R14
R4
r1
!s85 0
31
!s108 1405446167.282000
!s107 D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_rdmatrix_16Sto1M.v|
!s90 -reportprogress|300|-work|presynth|D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_rdmatrix_16Sto1M.v|
!s101 -O0
!i113 1
R5
naxi_rdmatrix_16@sto1@m
vaxi_rdmatrix_4Mto1S
R16
!i10b 1
!s100 <f@;WOS8304H6iS:`2:C<3
IV^Qdn?Q_J>f]doSP5mNPi3
R1
R2
R3
8D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_rdmatrix_4Mto1S.v
FD:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_rdmatrix_4Mto1S.v
Z17 L0 32
R4
r1
!s85 0
31
!s108 1405446172.383000
!s107 D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_rdmatrix_4Mto1S.v|
!s90 -reportprogress|300|-work|presynth|D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_rdmatrix_4Mto1S.v|
!s101 -O0
!i113 1
R5
naxi_rdmatrix_4@mto1@s
vaxi_rdmatrix_4Mto1S_hgs_high
Z18 !s110 1405446173
!i10b 1
!s100 <f17nf255K1jhVCPX=P3i0
IKdChi:afC<F8D9ngb;Ya62
R1
R2
R3
8D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_rdmatrix_4Mto1S_hgs_high.v
FD:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_rdmatrix_4Mto1S_hgs_high.v
R17
R4
r1
!s85 0
31
!s108 1405446173.319000
!s107 D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_rdmatrix_4Mto1S_hgs_high.v|
!s90 -reportprogress|300|-work|presynth|D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_rdmatrix_4Mto1S_hgs_high.v|
!s101 -O0
!i113 1
R5
naxi_rdmatrix_4@mto1@s_hgs_high
vaxi_rdmatrix_4Mto1S_hgs_low
R18
!i10b 1
!s100 _U^PNb85dO7FG6gR]0LfA0
IImYh2^;i=HYb:]eoV=EEc0
R1
R2
R3
8D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_rdmatrix_4Mto1S_hgs_low.v
FD:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_rdmatrix_4Mto1S_hgs_low.v
R17
R4
r1
!s85 0
31
!s108 1405446172.867000
!s107 D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_rdmatrix_4Mto1S_hgs_low.v|
!s90 -reportprogress|300|-work|presynth|D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_rdmatrix_4Mto1S_hgs_low.v|
!s101 -O0
!i113 1
R5
naxi_rdmatrix_4@mto1@s_hgs_low
vAXI_SLAVE_IF_FAB_RAM
Z19 !s110 1405446166
!i10b 1
!s100 8:ag_RiXkR6Y_Zd7>@UzG0
I;hl5:GB;W?<h]GgCTM4430
R1
R2
w1403212738
8D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/hdl/AXI_SLAVE_IF_FAB_RAM.v
FD:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/hdl/AXI_SLAVE_IF_FAB_RAM.v
L0 21
R4
r1
!s85 0
31
!s108 1405446166.362000
!s107 D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/hdl/AXI_SLAVE_IF_FAB_RAM.v|
!s90 -reportprogress|300|-work|presynth|D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/hdl/AXI_SLAVE_IF_FAB_RAM.v|
!s101 -O0
!i113 1
R5
n@a@x@i_@s@l@a@v@e_@i@f_@f@a@b_@r@a@m
vaxi_slave_stage
R11
!i10b 1
!s100 g@Yb=_WddLm_W:mbU<W`V2
Ijm;N5lM<W<h6<1cR[_N6X1
R1
R2
R3
8D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_slave_stage.v
FD:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_slave_stage.v
R9
R4
r1
!s85 0
31
!s108 1405446175.753000
!s107 D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_slave_stage.v|
!s90 -reportprogress|300|-work|presynth|D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_slave_stage.v|
!s101 -O0
!i113 1
R5
vaxi_WA_ARBITER
Z20 !s110 1405446169
!i10b 1
!s100 D20[z=E:><749>2oMj5k@0
IRgH9c7nd=AIU_U35mM[UM0
R1
R2
R3
8D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_wa_arbiter.v
FD:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_wa_arbiter.v
R12
R4
r1
!s85 0
31
!s108 1405446169.030000
!s107 D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_wa_arbiter.v|
!s90 -reportprogress|300|-work|presynth|D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_wa_arbiter.v|
!s101 -O0
!i113 1
R5
naxi_@w@a_@a@r@b@i@t@e@r
vaxi_wa_channel
Z21 !s110 1405446171
!i10b 1
!s100 bml02cBL6>45U^^^=^g]Z1
Igl]]R_Mh1=OAF5]<]dCgJ1
R1
R2
R3
8D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_wa_channel.v
FD:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_wa_channel.v
R14
R4
r1
!s85 0
31
!s108 1405446170.995000
!s107 D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_wa_channel.v|
!s90 -reportprogress|300|-work|presynth|D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_wa_channel.v|
!s101 -O0
!i113 1
R5
vaxi_wd_channel
R21
!i10b 1
!s100 GANFeED_1`Tl>VS_P1;?l3
IEL4hnaUooln@G78^Wl7Sl1
R1
R2
R3
8D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_wd_channel.v
FD:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_wd_channel.v
R14
R4
r1
!s85 0
31
!s108 1405446171.447000
!s107 D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_wd_channel.v|
!s90 -reportprogress|300|-work|presynth|D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_wd_channel.v|
!s101 -O0
!i113 1
R5
vaxi_wresp_channel
R13
!i10b 1
!s100 L_2hR`43m>XP`3`:^f3b`3
IdkZ]C;SVKgC6AM9lR5<4c1
R1
R2
R3
8D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_wresp_channel.v
FD:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_wresp_channel.v
R14
R4
r1
!s85 0
31
!s108 1405446168.172000
!s107 D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_wresp_channel.v|
!s90 -reportprogress|300|-work|presynth|D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_wresp_channel.v|
!s101 -O0
!i113 1
R5
vaxi_wrmatrix_4Mto1S
R20
!i10b 1
!s100 HJTdPnOLR9Q>zncb`82ka2
IBV9dA40R<XgFF_MRC9VK_0
R1
R2
R3
8D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_wrmatrix_4Mto1S.v
FD:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_wrmatrix_4Mto1S.v
R14
R4
r1
!s85 0
31
!s108 1405446169.544000
!s107 D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_wrmatrix_4Mto1S.v|
!s90 -reportprogress|300|-work|presynth|D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_wrmatrix_4Mto1S.v|
!s101 -O0
!i113 1
R5
naxi_wrmatrix_4@mto1@s
vaxi_wrmatrix_4Mto1S_hgs_high
Z22 !s110 1405446170
!i10b 1
!s100 <]HKQg=5R7h37YlDWKGmY0
ImkOM5JziR;hbJSkQh7:CE0
R1
R2
R3
8D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_wrmatrix_4Mto1S_hgs_high.v
FD:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_wrmatrix_4Mto1S_hgs_high.v
R14
R4
r1
!s85 0
31
!s108 1405446170.496000
!s107 D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_wrmatrix_4Mto1S_hgs_high.v|
!s90 -reportprogress|300|-work|presynth|D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_wrmatrix_4Mto1S_hgs_high.v|
!s101 -O0
!i113 1
R5
naxi_wrmatrix_4@mto1@s_hgs_high
vaxi_wrmatrix_4Mto1S_hgs_low
R22
!i10b 1
!s100 nSM;39MKk=gN:>d:@l9kW0
IMz4X`ALdBKh;Y_ZhURNTS0
R1
R2
R3
8D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_wrmatrix_4Mto1S_hgs_low.v
FD:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_wrmatrix_4Mto1S_hgs_low.v
R14
R4
r1
!s85 0
31
!s108 1405446170.028000
!s107 D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_wrmatrix_4Mto1S_hgs_low.v|
!s90 -reportprogress|300|-work|presynth|D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/3.0.112/rtl/vlog/core/axi_wrmatrix_4Mto1S_hgs_low.v|
!s101 -O0
!i113 1
R5
naxi_wrmatrix_4@mto1@s_hgs_low
vCLK_GEN
Z23 !s110 1405446181
!i10b 1
!s100 [dUW6HR^gzgWjTm?CcT8`0
I=RC52V?e;ncBkE6QUEiJm0
R1
R2
w1403131402
8D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/Simulation/CLK_GEN/1.0.1/CLK_GEN.v
FD:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/Simulation/CLK_GEN/1.0.1/CLK_GEN.v
L0 2
R4
r1
!s85 0
31
!s108 1405446181.618000
!s107 D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/Simulation/CLK_GEN/1.0.1/CLK_GEN.v|
!s90 -reportprogress|300|+incdir+D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/Simulation/CLK_GEN/1.0.1|+incdir+D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/Simulation/RESET_GEN/1.0.1|+incdir+D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/testbench|-work|presynth|D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/Simulation/CLK_GEN/1.0.1/CLK_GEN.v|
!s101 -O0
!i113 1
R5
Z24 !s92 +incdir+D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/Simulation/CLK_GEN/1.0.1 +incdir+D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/Simulation/RESET_GEN/1.0.1 +incdir+D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/testbench -work presynth -O0
n@c@l@k_@g@e@n
vCoreConfigP
Z25 !s110 1405446177
!i10b 1
!s100 bXXKDg[LOIel?XPEgJ`M53
IGV1091:fLlJQ;b@m]:;M`0
R1
R2
Z26 w1402625126
8D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/CoreConfigP/7.0.105/rtl/vlog/core/coreconfigp.v
FD:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/CoreConfigP/7.0.105/rtl/vlog/core/coreconfigp.v
L0 22
R4
r1
!s85 0
31
!s108 1405446177.687000
!s107 D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/CoreConfigP/7.0.105/rtl/vlog/core/coreconfigp.v|
!s90 -reportprogress|300|-work|presynth|D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/CoreConfigP/7.0.105/rtl/vlog/core/coreconfigp.v|
!s101 -O0
!i113 1
R5
n@core@config@p
vCoreResetP
Z27 !s110 1405446178
!i10b 1
!s100 OD5Fn3EVhTWEeGkUMzYHQ0
I?9J^S^SAoF?[@jZf]6`:V0
R1
R2
R26
8D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vlog/core/coreresetp.v
FD:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vlog/core/coreresetp.v
L0 23
R4
r1
!s85 0
31
!s108 1405446178.592000
!s107 D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vlog/core/coreresetp.v|
!s90 -reportprogress|300|-work|presynth|D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vlog/core/coreresetp.v|
!s101 -O0
!i113 1
R5
n@core@reset@p
vcoreresetp_pcie_hotreset
R27
!i10b 1
!s100 ;5iJX2O^F5ieeX`hU8e:G0
IaKoj@]fiP2N7VTSPbCOfQ3
R1
R2
R26
8D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vlog/core/coreresetp_pcie_hotreset.v
FD:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vlog/core/coreresetp_pcie_hotreset.v
L0 31
R4
r1
!s85 0
31
!s108 1405446178.171000
!s107 D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vlog/core/coreresetp_pcie_hotreset.v|
!s90 -reportprogress|300|-work|presynth|D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vlog/core/coreresetp_pcie_hotreset.v|
!s101 -O0
!i113 1
R5
vCoreSF2Config
Z28 !s110 1403133663
IaC432PKoP4HXik[ob7BR51
R1
R7
Z29 w1374793182
8D:/Appsnotes/2014/AXI__update/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vlog/core_obfuscated/coresf2config.v
FD:/Appsnotes/2014/AXI__update/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vlog/core_obfuscated/coresf2config.v
Z30 L0 10
R10
r1
31
R5
n@core@s@f2@config
!i10b 1
!s100 lXIkdE7j>:ZN;b44Z9dTj2
!s85 0
!s108 1403133663.237000
!s107 D:/Appsnotes/2014/AXI__update/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vlog/core_obfuscated/coresf2config.v|
!s90 -reportprogress|300|-work|presynth|D:/Appsnotes/2014/AXI__update/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vlog/core_obfuscated/coresf2config.v|
!s101 -O0
vCoreSF2Reset
R28
IjJf9956SzbVl7gA1jhQJF2
R1
R7
R29
8D:/Appsnotes/2014/AXI__update/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/CoreSF2Reset/3.0.100/rtl/vlog/core_obfuscated/coresf2reset.v
FD:/Appsnotes/2014/AXI__update/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/CoreSF2Reset/3.0.100/rtl/vlog/core_obfuscated/coresf2reset.v
R30
R10
r1
31
R5
n@core@s@f2@reset
!i10b 1
!s100 3CJ_h4W^VMLoQGeVgZGBJ0
!s85 0
!s108 1403133663.384000
!s107 D:/Appsnotes/2014/AXI__update/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/CoreSF2Reset/3.0.100/rtl/vlog/core_obfuscated/coresf2reset.v|
!s90 -reportprogress|300|-work|presynth|D:/Appsnotes/2014/AXI__update/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/CoreSF2Reset/3.0.100/rtl/vlog/core_obfuscated/coresf2reset.v|
!s101 -O0
vDEBOUNCE
Z31 !s110 1405446176
!i10b 1
!s100 g9ildg5I=N0VU66kkenzN2
IS64@EUJPaGh[45B`BZn2R1
R1
R2
w1371413822
8D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/hdl/Debounce.v
FD:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/hdl/Debounce.v
L0 2
R4
r1
!s85 0
31
!s108 1405446176.751000
!s107 D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/hdl/Debounce.v|
!s90 -reportprogress|300|-work|presynth|D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/hdl/Debounce.v|
!s101 -O0
!i113 1
R5
n@d@e@b@o@u@n@c@e
vfabric_ram
R19
!i10b 1
!s100 ?gM[5]^mJl?1PHSE[MM4E2
IC1F5DDCVKiQ5dN609^<Hm0
R1
R2
Z32 w1375833348
8D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/fabric_ram/fabric_ram.v
FD:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/fabric_ram/fabric_ram.v
L0 9
R4
r1
!s85 0
31
!s108 1405446165.910000
!s107 D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/fabric_ram/fabric_ram.v|
!s90 -reportprogress|300|-work|presynth|D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/fabric_ram/fabric_ram.v|
!s101 -O0
!i113 1
R5
vfabric_ram_fabric_ram_0_TPSRAM
!s110 1405446165
!i10b 1
!s100 2<a5LRc>aKoPTm`?ZJ<Yl0
IQR6UOlUX_MU7faiPVHAXU0
R1
R2
R32
8D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/fabric_ram/fabric_ram_0/fabric_ram_fabric_ram_0_TPSRAM.v
FD:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/fabric_ram/fabric_ram_0/fabric_ram_fabric_ram_0_TPSRAM.v
L0 5
R4
r1
!s85 0
31
!s108 1405446165.364000
!s107 D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/fabric_ram/fabric_ram_0/fabric_ram_fabric_ram_0_TPSRAM.v|
!s90 -reportprogress|300|-work|presynth|D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/fabric_ram/fabric_ram_0/fabric_ram_fabric_ram_0_TPSRAM.v|
!s101 -O0
!i113 1
R5
nfabric_ram_fabric_ram_0_@t@p@s@r@a@m
vmaster_stage
R6
IP`B9c=hB9IY4_3nc]MBFl1
R1
R7
R8
8D:/Appsnotes/2014/AXI__update/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/2.1.101/rtl/vlog/core/master_stage.v
FD:/Appsnotes/2014/AXI__update/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/2.1.101/rtl/vlog/core/master_stage.v
R12
R10
r1
31
R5
!i10b 1
!s100 C@jlz8O=MOS1f`:Lnk6nU2
!s85 0
!s108 1403134844.752000
!s107 D:/Appsnotes/2014/AXI__update/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/2.1.101/rtl/vlog/core/master_stage.v|
!s90 -reportprogress|300|-work|presynth|D:/Appsnotes/2014/AXI__update/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/2.1.101/rtl/vlog/core/master_stage.v|
!s101 -O0
vPCIe_Demo
Z33 !s110 1405446180
!i10b 1
!s100 ZVU1>lQCRjLBNBXizCn4`1
I]NNa6hDzGNkADRIjX@`@g2
R1
R2
w1403135294
8D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/PCIe_Demo/PCIe_Demo.v
FD:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/PCIe_Demo/PCIe_Demo.v
L0 9
R4
r1
!s85 0
31
!s108 1405446179.965000
!s107 D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/PCIe_Demo/PCIe_Demo.v|
!s90 -reportprogress|300|-work|presynth|D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/PCIe_Demo/PCIe_Demo.v|
!s101 -O0
!i113 1
R5
n@p@c@ie_@demo
vPCIe_Demo_CCC_0_FCCC
R25
!i10b 1
!s100 hzLlFdc34CMh2`1eGCNNW2
IM9B7fzCiWKPgjU?eh;H]G1
R1
R2
w1403135290
8D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/PCIe_Demo/CCC_0/PCIe_Demo_CCC_0_FCCC.v
FD:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/PCIe_Demo/CCC_0/PCIe_Demo_CCC_0_FCCC.v
L0 5
R4
r1
!s85 0
31
!s108 1405446177.219000
!s107 D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/PCIe_Demo/CCC_0/PCIe_Demo_CCC_0_FCCC.v|
!s90 -reportprogress|300|-work|presynth|D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/PCIe_Demo/CCC_0/PCIe_Demo_CCC_0_FCCC.v|
!s101 -O0
!i113 1
R5
n@p@c@ie_@demo_@c@c@c_0_@f@c@c@c
vPCIe_Demo_FABOSC_0_OSC
Z34 !s110 1405446179
!i10b 1
!s100 V=X_`Jae<9<_0=K;YMez90
IYX:[kQY;CTDI94]03Q=hO2
R1
R2
w1403135292
8D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/PCIe_Demo/FABOSC_0/PCIe_Demo_FABOSC_0_OSC.v
FD:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/PCIe_Demo/FABOSC_0/PCIe_Demo_FABOSC_0_OSC.v
L0 5
R4
r1
!s85 0
31
!s108 1405446179.076000
!s107 D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/PCIe_Demo/FABOSC_0/PCIe_Demo_FABOSC_0_OSC.v|
!s90 -reportprogress|300|-work|presynth|D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/PCIe_Demo/FABOSC_0/PCIe_Demo_FABOSC_0_OSC.v|
!s101 -O0
!i113 1
R5
n@p@c@ie_@demo_@f@a@b@o@s@c_0_@o@s@c
vPCIe_Demo_MSS
R34
!i10b 1
!s100 5SVKIhTNOY<YaFl;Q3QZM2
IMA5aK;<`;UeL8ZY?KPSBa3
R1
R2
w1403135288
8D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/PCIe_Demo_MSS/PCIe_Demo_MSS.v
FD:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/PCIe_Demo_MSS/PCIe_Demo_MSS.v
L0 9
R4
r1
!s85 0
31
!s108 1405446179.528000
!s107 D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/PCIe_Demo_MSS/PCIe_Demo_MSS.v|
!s90 -reportprogress|300|-work|presynth|D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/PCIe_Demo_MSS/PCIe_Demo_MSS.v|
!s101 -O0
!i113 1
R5
n@p@c@ie_@demo_@m@s@s
vPCIe_Demo_top
IDGEbi5Ez8T@dDEk<ZIEgg0
V1Ql9FEK9KOfL6bU4n[HGO0
Z35 dD:\Appsnotes\2013\AXI_master\PCIE_Demo\simulation
w1375834198
8D:/Appsnotes/2013/AXI_master/PCIE_Demo/component/work/PCIe_Demo_top/PCIe_Demo_top.v
FD:/Appsnotes/2013/AXI_master/PCIE_Demo/component/work/PCIe_Demo_top/PCIe_Demo_top.v
L0 9
Z36 OW;L;10.1c;51
r1
31
R5
n@p@c@ie_@demo_top
!s100 h]FhGEO@H8Tgn?QB1ac`X0
!s90 -reportprogress|300|-work|presynth|D:/Appsnotes/2013/AXI_master/PCIE_Demo/component/work/PCIe_Demo_top/PCIe_Demo_top.v|
!s108 1375834619.964000
!s107 D:/Appsnotes/2013/AXI_master/PCIE_Demo/component/work/PCIe_Demo_top/PCIe_Demo_top.v|
!i10b 1
!s85 0
!s101 -O0
vPCIe_Demo_top_COREAXI_0_COREAXI
IKA3CJb4f98>[Z1_8b[H121
V:mMTMWNS:Xf;bjdZ3]BNZ1
R35
w1375834185
8D:/Appsnotes/2013/AXI_master/PCIE_Demo/component/work/PCIe_Demo_top/COREAXI_0/rtl/vlog/core/coreaxi.v
FD:/Appsnotes/2013/AXI_master/PCIE_Demo/component/work/PCIe_Demo_top/COREAXI_0/rtl/vlog/core/coreaxi.v
R9
R36
r1
31
R5
n@p@c@ie_@demo_top_@c@o@r@e@a@x@i_0_@c@o@r@e@a@x@i
!s100 <llS:kC86[>nIR7R3jKUZ3
!s90 -reportprogress|300|-work|presynth|D:/Appsnotes/2013/AXI_master/PCIE_Demo/component/work/PCIe_Demo_top/COREAXI_0/rtl/vlog/core/coreaxi.v|
!s108 1375834619.220000
!s107 D:/Appsnotes/2013/AXI_master/PCIE_Demo/component/work/PCIe_Demo_top/COREAXI_0/rtl/vlog/core/coreaxi.v|
!i10b 1
!s85 0
!s101 -O0
vPCIe_Demo_top_SERDES_IF_0_SERDES_IF
I[0>>FedGzAG7?37:Kb>lL3
V]i7]1Xz7_=@2X[JV>AACX3
R35
w1375834186
8D:/Appsnotes/2013/AXI_master/PCIE_Demo/component/work/PCIe_Demo_top/SERDES_IF_0/PCIe_Demo_top_SERDES_IF_0_SERDES_IF.v
FD:/Appsnotes/2013/AXI_master/PCIE_Demo/component/work/PCIe_Demo_top/SERDES_IF_0/PCIe_Demo_top_SERDES_IF_0_SERDES_IF.v
L0 5
R36
r1
31
R5
n@p@c@ie_@demo_top_@s@e@r@d@e@s_@i@f_0_@s@e@r@d@e@s_@i@f
!s100 MiU[fo:bFJ_H2aa1MDm@W2
!s90 -reportprogress|300|-work|presynth|D:/Appsnotes/2013/AXI_master/PCIE_Demo/component/work/PCIe_Demo_top/SERDES_IF_0/PCIe_Demo_top_SERDES_IF_0_SERDES_IF.v|
!s108 1375834619.883000
!s107 D:/Appsnotes/2013/AXI_master/PCIE_Demo/component/work/PCIe_Demo_top/SERDES_IF_0/PCIe_Demo_top_SERDES_IF_0_SERDES_IF.v|
!i10b 1
!s85 0
!s101 -O0
vRESET_GEN
Z37 !s110 1405446182
!i10b 1
!s100 Hdh1ZB1Zm>`0ICEDC_naK1
IUdTOZ@Q]U=1KA7eJ>gc:_2
R1
R2
w1403131404
8D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.v
FD:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.v
L0 3
R4
r1
!s85 0
31
!s108 1405446182.071000
!s107 D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.v|
!s90 -reportprogress|300|+incdir+D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/Simulation/CLK_GEN/1.0.1|+incdir+D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/Simulation/RESET_GEN/1.0.1|+incdir+D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/testbench|-work|presynth|D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.v|
!s101 -O0
!i113 1
R5
R24
n@r@e@s@e@t_@g@e@n
vSERDESIF_INIT_BLK
R33
!i10b 1
!s100 fE5UgF@k85dRLS>fBS^RN3
I`:Jo3i9h1C>:Mhm380M`P1
R1
R2
w1403135336
8D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/SERDESIF_INIT_BLK/SERDESIF_INIT_BLK.v
FD:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/SERDESIF_INIT_BLK/SERDESIF_INIT_BLK.v
L0 9
R4
r1
!s85 0
31
!s108 1405446180.807000
!s107 D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/SERDESIF_INIT_BLK/SERDESIF_INIT_BLK.v|
!s90 -reportprogress|300|-work|presynth|D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/SERDESIF_INIT_BLK/SERDESIF_INIT_BLK.v|
!s101 -O0
!i113 1
R5
n@s@e@r@d@e@s@i@f_@i@n@i@t_@b@l@k
vSERDESIF_INIT_BLK_SERDES_IF_0_SERDES_IF
R33
!i10b 1
!s100 E]O4S@fVSnaUCSA]=dSQS1
IMCc1N6g>@M>^k830S;1>Y2
R1
R2
w1403135330
8D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/SERDESIF_INIT_BLK/SERDES_IF_0/SERDESIF_INIT_BLK_SERDES_IF_0_SERDES_IF.v
FD:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/SERDESIF_INIT_BLK/SERDES_IF_0/SERDESIF_INIT_BLK_SERDES_IF_0_SERDES_IF.v
L0 5
R4
r1
!s85 0
31
!s108 1405446180.370000
!s107 D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/SERDESIF_INIT_BLK/SERDES_IF_0/SERDESIF_INIT_BLK_SERDES_IF_0_SERDES_IF.v|
!s90 -reportprogress|300|-work|presynth|D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/SERDESIF_INIT_BLK/SERDES_IF_0/SERDESIF_INIT_BLK_SERDES_IF_0_SERDES_IF.v|
!s101 -O0
!i113 1
R5
n@s@e@r@d@e@s@i@f_@i@n@i@t_@b@l@k_@s@e@r@d@e@s_@i@f_0_@s@e@r@d@e@s_@i@f
vslave_stage
R6
I0b26;4ER341GUDjf5dTez0
R1
R7
R8
8D:/Appsnotes/2014/AXI__update/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/2.1.101/rtl/vlog/core/slave_stage.v
FD:/Appsnotes/2014/AXI__update/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/2.1.101/rtl/vlog/core/slave_stage.v
R12
R10
r1
31
R5
!i10b 1
!s100 QKz?FZTIcA[VS]@l8KV5a0
!s85 0
!s108 1403134844.822000
!s107 D:/Appsnotes/2014/AXI__update/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/2.1.101/rtl/vlog/core/slave_stage.v|
!s90 -reportprogress|300|-work|presynth|D:/Appsnotes/2014/AXI__update/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/DirectCore/COREAXI/2.1.101/rtl/vlog/core/slave_stage.v|
!s101 -O0
vtestbench
R37
!i10b 1
!s100 zPfa6dKXU[O>FA=XSW>b92
Ih]mj7H41LZ8A>eGQoUF5S3
R1
R2
w1403135732
8D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/testbench/testbench.v
FD:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/testbench/testbench.v
L0 9
R4
r1
!s85 0
31
!s108 1405446182.523000
!s107 D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/testbench/testbench.v|
!s90 -reportprogress|300|+incdir+D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/Simulation/CLK_GEN/1.0.1|+incdir+D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/Actel/Simulation/RESET_GEN/1.0.1|+incdir+D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/testbench|-work|presynth|D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/testbench/testbench.v|
!s101 -O0
!i113 1
R5
R24
vTop_level
R23
!i10b 1
!s100 [o1Y^A>1j:OSMKTG[>mfl1
I`TM`LKmOIO?nT`V7PIRmU0
R1
R2
Z38 w1403135386
8D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/Top_level/Top_level.v
FD:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/Top_level/Top_level.v
L0 9
R4
r1
!s85 0
31
!s108 1405446181.182000
!s107 D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/Top_level/Top_level.v|
!s90 -reportprogress|300|-work|presynth|D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/Top_level/Top_level.v|
!s101 -O0
!i113 1
R5
n@top_level
vTop_level_COREAXI_0_COREAXI
R31
!i10b 1
!s100 eR4;<6bMILkPfNgnCIDR72
IXgmdJ^z:N9K7@EQHWE2j90
R1
R2
R38
8D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/Top_level/COREAXI_0/rtl/vlog/core/coreaxi.v
FD:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/Top_level/COREAXI_0/rtl/vlog/core/coreaxi.v
R9
R4
r1
!s85 0
31
!s108 1405446176.190000
!s107 D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/Top_level/COREAXI_0/rtl/vlog/core/coreaxi.v|
!s90 -reportprogress|300|-work|presynth|D:/Projects/2014/Mir_AC409/design_file/Libero/PCIe_with_AXI_SLAVE/component/work/Top_level/COREAXI_0/rtl/vlog/core/coreaxi.v|
!s101 -O0
!i113 1
R5
n@top_level_@c@o@r@e@a@x@i_0_@c@o@r@e@a@x@i
