m255
K3
13
cModel Technology
Z0 dD:\Projects\APPNOTE\High_Band_width_between_fabric_MSS\Design\Pipelined_Mode\HW_FIC_MASTER\simulation
Etestbench
Z1 w1282133056
Z2 DPx4 ieee 14 std_logic_1164 0 22 GH1=`jDDBJ=`LM;:Ak`kf2
Z3 dC:\appnotes\AC363\A2F_AC363_DF\Pipelined_Mode\HW_FIC_MASTER\simulation
Z4 8C:/appnotes/AC363/A2F_AC363_DF/Pipelined_Mode/HW_FIC_MASTER/stimulus/testbench.vhd
Z5 FC:/appnotes/AC363/A2F_AC363_DF/Pipelined_Mode/HW_FIC_MASTER/stimulus/testbench.vhd
l0
L13
VcWHi54]OjTWn<9AIA3foD0
!s100 SS]j:^]CaVnb=FcfJ3Uk[0
Z6 OW;C;6.6d;45
31
Z7 o-93 -explicit -work postlayout -O0
Abehavioral
R2
Z8 DEx4 work 9 testbench 0 22 cWHi54]OjTWn<9AIA3foD0
l72
L16
Z9 V;7?EfWL]Q3FTe8ViLnC<E2
!s100 T]<hg[bm5IlOlO^Wi`L>m2
R6
31
Z10 Mx1 4 ieee 14 std_logic_1164
R7
Etop_level
Z11 w1303892305
R2
R3
Z12 8C:/appnotes/AC363/A2F_AC363_DF/Pipelined_Mode/HW_FIC_MASTER/designer/impl1/top_level_ba.vhd
Z13 FC:/appnotes/AC363/A2F_AC363_DF/Pipelined_Mode/HW_FIC_MASTER/designer/impl1/top_level_ba.vhd
l0
L9
V21WILL0cMVSmDGb3XfADB2
R6
31
R7
!s100 WLlTmjcc6KQOjXR[;J6;j1
Adef_arch
R2
DEx4 work 9 top_level 0 22 21WILL0cMVSmDGb3XfADB2
l1142
L52
VS7U21hG7^DS1h;bOPa2o^1
R6
31
R10
R7
!s100 C5AzeI[a[0Ak46Gnnk]HV0
