`

    #Build: Synplify Pro E-2010.09A-1, Build 006R, Oct  6 2010
    #install: D:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1
    #OS: Windows XP 5.1
    #Hostname: WXPL-ODIGAS

    #Implementation: synthesis

    #Tue Mar 29 19:53:05 2011

    $ Start of Compile
    #Tue Mar 29 19:53:05 2011

    Synopsys VHDL Compiler, version comp520rcp1, Build 028R, built Sep 23 2010
    @N: :  | Running in 32-bit mode
    Copyright (C) 1994-2010, Synopsys Inc.  All Rights Reserved

    @N:CD720 : std.vhd(123) | Setting time resolution to ns
    @N: : TOP_IAP.vhd(8) | Top entity is set to TOP_IAP.
    VHDL syntax check successful!
    @N:CD630 : TOP_IAP.vhd(8) | Synthesizing work.top_iap.def_arch
    @N:CD630 : SmartFusion_Ethernet_IAP_MSS.vhd(8) | Synthesizing work.smartfusion_ethernet_iap_mss.def_arch
    @N:CD630 : mss_comps.vhd(4) | Synthesizing work.inbuf_mss.def_arch
    Post processing for work.inbuf_mss.def_arch
    @N:CD630 : SmartFusion_Ethernet_IAP_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd(8) | Synthesizing work.smartfusion_ethernet_iap_mss_tmp_mss_ccc_0_mss_ccc.def_arch
    @N:CD630 : smartfusion.vhd(2742) | Synthesizing smartfusion.vcc.syn_black_box
    Post processing for smartfusion.vcc.syn_black_box
    @N:CD630 : smartfusion.vhd(1784) | Synthesizing smartfusion.gnd.syn_black_box
    Post processing for smartfusion.gnd.syn_black_box
    @N:CD630 : mss_comps.vhd(432) | Synthesizing work.mss_xtlosc.def_arch
    Post processing for work.mss_xtlosc.def_arch
    @N:CD630 : mss_comps.vhd(472) | Synthesizing work.mss_ccc.def_arch
    Post processing for work.mss_ccc.def_arch
    Post processing for work.smartfusion_ethernet_iap_mss_tmp_mss_ccc_0_mss_ccc.def_arch
    @W:CL240 : SmartFusion_Ethernet_IAP_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd(38) | LPXIN_CLKOUT is not assigned a value (floating) - a simulation mismatch is possible
    @W:CL240 : SmartFusion_Ethernet_IAP_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd(37) | MAINXIN_CLKOUT is not assigned a value (floating) - a simulation mismatch is possible
    @W:CL240 : SmartFusion_Ethernet_IAP_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd(36) | RCOSC_CLKOUT is not assigned a value (floating) - a simulation mismatch is possible
    @N:CD630 : mss_comps.vhd(24) | Synthesizing work.outbuf_mss.def_arch
    Post processing for work.outbuf_mss.def_arch
    @N:CD630 : mss_tshell.vhd(4) | Synthesizing work.mss_apb.def_arch
    Post processing for work.mss_apb.def_arch
    @N:CD630 : mss_comps.vhd(65) | Synthesizing work.bibuf_mss.def_arch
    Post processing for work.bibuf_mss.def_arch
    Post processing for work.smartfusion_ethernet_iap_mss.def_arch
    Post processing for work.top_iap.def_arch
    @W:CL168 : TOP_IAP.vhd(64) | Pruning instance 	GND - not in use ...
    @W:CL168 : TOP_IAP.vhd(61) | Pruning instance 	VCC - not in use ...
    @W:CL159 : SmartFusion_Ethernet_IAP_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd(10) | Input CLKA is unused
    @W:CL159 : SmartFusion_Ethernet_IAP_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd(11) | Input CLKA_PAD is unused
    @W:CL159 : SmartFusion_Ethernet_IAP_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd(12) | Input CLKA_PADP is unused
    @W:CL159 : SmartFusion_Ethernet_IAP_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd(13) | Input CLKA_PADN is unused
    @W:CL159 : SmartFusion_Ethernet_IAP_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd(14) | Input CLKB is unused
    @W:CL159 : SmartFusion_Ethernet_IAP_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd(15) | Input CLKB_PAD is unused
    @W:CL159 : SmartFusion_Ethernet_IAP_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd(16) | Input CLKB_PADP is unused
    @W:CL159 : SmartFusion_Ethernet_IAP_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd(17) | Input CLKB_PADN is unused
    @W:CL159 : SmartFusion_Ethernet_IAP_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd(18) | Input CLKC is unused
    @W:CL159 : SmartFusion_Ethernet_IAP_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd(19) | Input CLKC_PAD is unused
    @W:CL159 : SmartFusion_Ethernet_IAP_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd(20) | Input CLKC_PADP is unused
    @W:CL159 : SmartFusion_Ethernet_IAP_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd(21) | Input CLKC_PADN is unused
    @W:CL159 : SmartFusion_Ethernet_IAP_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd(23) | Input LPXIN is unused
    @END
    Process took 0h:00m:01s realtime, 0h:00m:01s cputime
    # Tue Mar 29 19:53:06 2011

    ###########################################################]

`
Synopsys Actel Technology Mapper, Version mapact, Build 023R, Built Sep 29 2010 09:29:00 Copyright (C) 1994-2010, Synopsys Inc. All Rights Reserved Product Version E-2010.09A-1 @N:MF249 : | Running in 32-bit mode. @N:MF258 : | Gated clock conversion disabled Available hyper_sources - for debug and ip models None Found @W: : smartfusion_ethernet_iap_mss_tmp_mss_ccc_0_mss_ccc.vhd(126) | Net SmartFusion_Ethernet_IAP_MSS_0.MSS_ADLIB_INST_FCLK appears to be a clock source which was not identfied. Assuming default frequency. Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 56MB) Finished factoring (Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 56MB) Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 56MB) Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 56MB) Starting Early Timing Optimization (Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 56MB) Finished Early Timing Optimization (Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 56MB) Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 56MB) Finished preparing to map (Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 56MB) Finished technology mapping (Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 56MB) Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 56MB) Added 0 Buffers Added 0 Cells via replication Added 0 Sequential Cells via replication Added 0 Combinational Cells via replication Finished restoring hierarchy (Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 56MB) Writing Analyst data base D:\UPDATE\IAP_Appnote\Programming_FPGAFabric\HW\SmartFusion_Ethernet_IAP_HW\synthesis\TOP_IAP.srm Finished Writing Netlist Databases (Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 56MB) Writing EDIF Netlist and constraint files E-2010.09A-1 Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:00m:01s; Memory used current: 55MB peak: 56MB) @W:MT246 : smartfusion_ethernet_iap_mss_tmp_mss_ccc_0_mss_ccc.vhd(164) | Blackbox MSS_XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) @W:MT420 : | Found inferred clock TOP_IAP|MAC_CLK with period 10.00ns. A user-defined clock should be declared on object "p:MAC_CLK" @W:MT420 : | Found inferred clock SmartFusion_Ethernet_IAP_MSS|MSS_ADLIB_INST_EMCCLK_inferred_clock with period 10.00ns. A user-defined clock should be declared on object "n:SmartFusion_Ethernet_IAP_MSS_0.MSS_ADLIB_INST_EMCCLK" @W:MT420 : | Found inferred clock SmartFusion_Ethernet_IAP_MSS_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock with period 10.00ns. A user-defined clock should be declared on object "n:SmartFusion_Ethernet_IAP_MSS_0.MSS_ADLIB_INST_FCLK" ##### START OF TIMING REPORT #####[ # Timing Report written on Tue Mar 29 19:53:09 2011 # Top view: TOP_IAP Library name: smartfusion Operating conditions: COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree ) Requested Frequency: 100.0 MHz Wire load mode: top Wire load model: smartfusion Paths requested: 5 Constraint File(s): @N:MT320 : | This timing report estimates place and route data. Please look at the place and route timing report for final timing.. @N:MT322 : | Clock constraints cover only FF-to-FF paths associated with the clock.. Performance Summary ******************* Worst slack in design: NA Clock Relationships ******************* Clocks | rise to rise | fall to fall | rise to fall | fall to rise -------------------------------------------------------------------------------------------------------- Starting Ending | constraint slack | constraint slack | constraint slack | constraint slack -------------------------------------------------------------------------------------------------------- ======================================================================================================== Note: 'No paths' indicates there are no paths in the design for that pair of clock edges. 'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups. Interface Information ********************* No IO constraint found ##### END OF TIMING REPORT #####] -------------------------------------------------------------------------------- Target Part: A2F200M3F_FBGA256_Std Report for cell TOP_IAP.def_arch Core Cell usage: cell count area count*area GND 3 0.0 0.0 MSS_CCC 1 0.0 0.0 VCC 3 0.0 0.0 MSS_APB 1 0.0 0.0 ----- ---------- TOTAL 8 0.0 IO Cell usage: cell count BIBUF_MSS 1 INBUF_MSS 7 MSS_XTLOSC 1 OUTBUF 1 OUTBUF_MSS 5 ----- TOTAL 15 Core Cells : 0 of 4608 (0%) IO Cells : 15 RAM/ROM Usage Summary Block Rams : 0 of 8 (0%) Mapper successful! Process took 0h:00m:01s realtime, 0h:00m:01s cputime # Tue Mar 29 19:53:09 2011 ###########################################################]