m255
K3
13
cModel Technology
dH:\Projects\Libero_SP2_A2F500\DSP_Coprocessor\Hardware\A2F200\Verilog\DSP_Coprocessor\simulation
vAapb_int_fft
IfFcLfGCSh7z4DzYH6R0Wm3
VNzK5`hc[FYYe2PfUR`T2>3
Z0 dH:\Projects\Libero_SP2_A2F500\DSP_Coprocessor\Hardware\A2F500\Verilog\DSP_Coprocessor\simulation
w1282552986
8H:/Projects/Libero_SP2_A2F500/DSP_Coprocessor/Hardware/A2F500/Verilog/DSP_Coprocessor/hdl/Aapb_int_fft.v
FH:/Projects/Libero_SP2_A2F500/DSP_Coprocessor/Hardware/A2F500/Verilog/DSP_Coprocessor/hdl/Aapb_int_fft.v
L0 22
Z1 OW;L;6.5d;42
r1
31
Z2 o-work presynth -O0
Z3 !s92 +incdir+H:/Projects/Libero_SP2_A2F500/DSP_Coprocessor/Hardware/A2F500/Verilog/DSP_Coprocessor/hdl -work presynth -O0
n@aapb_int_fft
!s100 deMoiOI>5BmabS3C_@7b80
!s85 0
!s101 -O0
vactar
I]i57iAdGBb2>_>SQHA_K81
VEVZ:>G5]h8hI5_JL73:R@2
Z4 dH:\Projects\Libero_SP2_A2F500\DSP_Coprocessor\Hardware\A2F500\Verilog\DSP_Coprocessor\simulation
w1282545917
8H:/Projects/Libero_SP2_A2F500/DSP_Coprocessor/Hardware/A2F500/Verilog/DSP_Coprocessor/hdl/actar.v
FH:/Projects/Libero_SP2_A2F500/DSP_Coprocessor/Hardware/A2F500/Verilog/DSP_Coprocessor/hdl/actar.v
L0 5
R1
r1
31
R2
R3
!s100 mfVk35E_i`o_o83kRlX]I1
!s85 0
!s101 -O0
vactram
IdUV=?9HZ:eb@fkzchhH_=0
VkO>b^nlSTVcR><Ba5JYKZ3
R4
w1282545916
8H:/Projects/Libero_SP2_A2F500/DSP_Coprocessor/Hardware/A2F500/Verilog/DSP_Coprocessor/hdl/actram.v
FH:/Projects/Libero_SP2_A2F500/DSP_Coprocessor/Hardware/A2F500/Verilog/DSP_Coprocessor/hdl/actram.v
L0 5
R1
r1
31
R2
R3
!s100 mhVH3bP7[9lg5Y8CREfiF3
!s85 0
!s101 -O0
vagen
IfE66nP]QD75n4@VPNY4<E2
V5Bea<?M<1>8?z8oW;4oUh1
R4
Z5 w1282545894
Z6 8H:/Projects/Libero_SP2_A2F500/DSP_Coprocessor/Hardware/A2F500/Verilog/DSP_Coprocessor/hdl/fftDp.v
Z7 FH:/Projects/Libero_SP2_A2F500/DSP_Coprocessor/Hardware/A2F500/Verilog/DSP_Coprocessor/hdl/fftDp.v
L0 252
R1
r1
31
R2
R3
!s100 7Wn_hhGl0inZ7T4iV9zX23
!s85 0
!s101 -O0
vautoScale
IYQHC?m;FnKc1LAMSVL7JI3
VZoS>n]X<MSh24WcPz73QY3
R4
R5
R6
R7
L0 360
R1
r1
31
R2
R3
nauto@scale
!s100 HVWnXXazg4eQDPVb_BNhO3
!s85 0
!s101 -O0
vbcounter
IJHf7[E4nl:`8]Vb3f4=7M2
V:z0LWnZNlf<MNU0@z^_Uc1
R4
R5
Z8 FfftHeader.v
Z9 8H:/Projects/Libero_SP2_A2F500/DSP_Coprocessor/Hardware/A2F500/Verilog/DSP_Coprocessor/hdl/fftTop.v
Z10 FH:/Projects/Libero_SP2_A2F500/DSP_Coprocessor/Hardware/A2F500/Verilog/DSP_Coprocessor/hdl/fftTop.v
L0 81
R1
r1
31
R2
R3
!s100 ;l^zTNnRd6NUa>I9KeC[M0
!s85 0
!s101 -O0
vbfly2
IKdS62L9>UJM7_AeeA^FoA1
VAFiJdcjL7`Ge`5<1DngR@2
R4
R5
R6
R7
Z11 L0 281
R1
r1
31
R2
R3
!s100 [c9lHEWc>BSV;2Kzn_k3N3
!s85 0
!s101 -O0
vcounter
IYj9DRAoK22QEfzfJ[PdYJ1
VMDLX=b9CaOd5^6^VVhnlH1
R4
R5
R8
R9
R10
L0 51
R1
r1
31
R2
R3
!s100 `SP_TDK3GLNlVjP8<g<bT1
!s85 0
!s101 -O0
vDSP_Coprocessor
I5X71o;oLS9`2maE`n70NA2
VN0Y^MEUD6Gok??499QKmg1
R4
w1282560165
8H:/Projects/Libero_SP2_A2F500/DSP_Coprocessor/Hardware/A2F500/Verilog/DSP_Coprocessor/component/work/DSP_Coprocessor/DSP_Coprocessor.v
FH:/Projects/Libero_SP2_A2F500/DSP_Coprocessor/Hardware/A2F500/Verilog/DSP_Coprocessor/component/work/DSP_Coprocessor/DSP_Coprocessor.v
L0 5
R1
r1
31
R2
R3
n@d@s@p_@coprocessor
!s100 L4[Gh7j>8;BbFU7eIf9832
!s85 0
!s101 -O0
vDSP_Coprocessor_MSS
IR<]5ELad?SkWnOHzE6zgF0
V3o95X`B?BM3RZ5mb4z@1]1
R4
w1282559584
8H:/Projects/Libero_SP2_A2F500/DSP_Coprocessor/Hardware/A2F500/Verilog/DSP_Coprocessor/component/work/DSP_Coprocessor_MSS/DSP_Coprocessor_MSS.v
FH:/Projects/Libero_SP2_A2F500/DSP_Coprocessor/Hardware/A2F500/Verilog/DSP_Coprocessor/component/work/DSP_Coprocessor_MSS/DSP_Coprocessor_MSS.v
L0 5
R1
r1
31
R2
R3
n@d@s@p_@coprocessor_@m@s@s
!s100 mGR3MnV=1eD2fm061iW@j1
!s85 0
!s101 -O0
vDSP_Coprocessor_MSS_tmp_MSS_CCC_0_MSS_CCC
InDkbT^zKXCA7cU?:A=gS;1
VJ6[NG18S7FVJ^VE^Lj0AI1
R4
w1282559511
8H:/Projects/Libero_SP2_A2F500/DSP_Coprocessor/Hardware/A2F500/Verilog/DSP_Coprocessor/component/work/DSP_Coprocessor_MSS/MSS_CCC_0/DSP_Coprocessor_MSS_tmp_MSS_CCC_0_MSS_CCC.v
FH:/Projects/Libero_SP2_A2F500/DSP_Coprocessor/Hardware/A2F500/Verilog/DSP_Coprocessor/component/work/DSP_Coprocessor_MSS/MSS_CCC_0/DSP_Coprocessor_MSS_tmp_MSS_CCC_0_MSS_CCC.v
L0 5
R1
r1
31
R2
n@d@s@p_@coprocessor_@m@s@s_tmp_@m@s@s_@c@c@c_0_@m@s@s_@c@c@c
R3
!s100 LR7af2bmiEXLX6l_@0enG1
!s85 0
!s101 -O0
vedgeDetect
IBcIJ9;6@5SdjIP^]n2;g]2
V7?1[^`moO3;RK08IC]QcR0
R4
R5
R8
R9
R10
L0 30
R1
r1
31
R2
R3
nedge@detect
!s100 Ni_?2>T5@=U4o]WJ6`[9k1
!s85 0
!s101 -O0
vfftTop
IFD`oH<jWWo2R9jQkcb`Pb2
V2?0mPBI^LaI2?MMYlkjB;3
R4
R5
R9
R10
L0 14
R1
r1
31
R2
R3
nfft@top
!s100 aQDcfYfjhnV46PVDZNZBD0
!s85 0
!s101 -O0
vfifo64x16
I?CX<=^gaDC4@JQR^aj^;K0
Vbd:O^HkITRCeGm?mCnWzk0
R4
w1282544440
8H:/Projects/Libero_SP2_A2F500/DSP_Coprocessor/Hardware/A2F500/Verilog/DSP_Coprocessor/smartgen/fifo64x16/fifo64x16.v
FH:/Projects/Libero_SP2_A2F500/DSP_Coprocessor/Hardware/A2F500/Verilog/DSP_Coprocessor/smartgen/fifo64x16/fifo64x16.v
L0 5
R1
r1
31
R2
R3
!s100 V0SmFenQNegOf_;mUK1E42
!s85 0
!s101 -O0
vinBuf_fftA
I;eURn8S3>N1X^hzZ1;:VE1
V7Wdo45:?zndNB<5JVmV0I0
R4
R5
Z12 8H:/Projects/Libero_SP2_A2F500/DSP_Coprocessor/Hardware/A2F500/Verilog/DSP_Coprocessor/hdl/fftSm.v
Z13 FH:/Projects/Libero_SP2_A2F500/DSP_Coprocessor/Hardware/A2F500/Verilog/DSP_Coprocessor/hdl/fftSm.v
L0 124
R1
r1
31
R2
R3
nin@buf_fft@a
!s100 :EOhjJgBV?=AGfL5kGHaM1
!s85 0
!s101 -O0
vinBuf_ldA
IZZT[YY6K1EeIkOGiQo;0G3
VDomCKkUPE]AoJ1RlnFJg<1
R4
R5
R12
R13
L0 13
R1
r1
31
R2
R3
nin@buf_ld@a
!s100 Y008G>a6?XcjgY;k9=EkV2
!s85 0
!s101 -O0
vinBuffer
I6g>SMoT6P4FW6JDD00AOG2
VW7K6K[V]:jjN^EGmMS=`V1
R4
R5
R6
R7
L0 66
R1
r1
31
R2
R3
nin@buffer
!s100 YAIg:QE?n9E2QMTk8jNXC1
!s85 0
!s101 -O0
vkitRndUp
IA8<ViO8gXnQ>ccPO7F>I`2
VbLZC>LUbc``kdKkgio2:_2
R4
R5
R6
R7
L0 217
R1
r1
31
R2
R3
nkit@rnd@up
!s100 9o8XG;ezWoYU8fME>Q`5z2
!s85 0
!s101 -O0
voutBufA
IYlP9Lk6j2[lK=6L`?G5K>1
V]]3DFiadUF:z;n7D4IaWG2
R4
R5
R12
R13
L0 58
R1
r1
31
R2
R3
nout@buf@a
!s100 QV;Rcm87QSmggP4U>B?>Z1
!s85 0
!s101 -O0
voutBuff
IH;3DfVX@BIA<FU;ma`QzZ3
VboncF1aMJggBnI[JJQ4061
R4
R5
R6
R7
L0 153
R1
r1
31
R2
R3
nout@buff
!s100 O2>IH5lVd<3eRiRV5SW3G2
!s85 0
!s101 -O0
vpipoBuffer
I]CIGg`5@j0FPiYH?En19C3
V]MMRKnRH0QF=_f8a5EiFa2
R4
R5
R6
R7
L0 110
R1
r1
31
R2
R3
npipo@buffer
!s100 2]GUKo97jCjAAE?LC`9ii0
!s85 0
!s101 -O0
vrdFFTtimer
ICc2jGcGz96mc:oz@eaS]I1
VDh_c]bVzHE6H=PBO_]I>[1
R4
R5
R12
R13
L0 178
R1
r1
31
R2
R3
nrd@f@f@ttimer
!s100 eTm?:;ZMjQE<61@;:]IQb1
!s85 0
!s101 -O0
vsm_top
I^iTLnLFKmGYaDzGnDFHS`1
Vdg[FA3F`NG=4SE=2T0YGQ3
R4
R5
R12
R13
L0 314
R1
r1
31
R2
R3
!s100 C:=A:K]F2NX]zgIMTm5Na1
!s85 0
!s101 -O0
vswitch
IWa>52eXS@]=9U5Rn[M_N23
VlD>;U4Th5gCe^lOoNe]ML0
R4
R5
R6
R7
L0 14
R1
r1
31
R2
R3
!s100 cJ?TAz8k`OR3lMZ@RFb[83
!s85 0
!s101 -O0
vtestbench
!s100 G[BEP6m_[=k=3;PjDW:4B1
IY5a]RbdoH>jlIZGdh1>=e3
VI0hf]9AUT4Y5kc[AFJ7Ok1
R4
w1282560166
8H:/Projects/Libero_SP2_A2F500/DSP_Coprocessor/Hardware/A2F500/Verilog/DSP_Coprocessor/component/work/DSP_Coprocessor/testbench.v
FH:/Projects/Libero_SP2_A2F500/DSP_Coprocessor/Hardware/A2F500/Verilog/DSP_Coprocessor/component/work/DSP_Coprocessor/testbench.v
L0 12
R1
r1
!s85 0
31
!s101 -O0
R2
!s92 +incdir+H:/Projects/Libero_SP2_A2F500/DSP_Coprocessor/Hardware/A2F500/Verilog/DSP_Coprocessor/hdl +incdir+H:/Projects/Libero_SP2_A2F500/DSP_Coprocessor/Hardware/A2F500/Verilog/DSP_Coprocessor/component/work/DSP_Coprocessor -work presynth -O0
vtwid_rA
I0X=_YES`RhNdn6[T:[]Nl2
V9P<MfGEmVeGFlJ4P`Co^d2
R4
R5
R12
R13
L0 242
R1
r1
31
R2
R3
ntwid_r@a
!s100 df3PT;D@S2OViW18Z<ab40
!s85 0
!s101 -O0
vtwid_wA
Ibk;W<3BofH;^V>;@]mTz53
Vz7MW=?M`hKJYf?]8hX=HV0
R4
R5
R12
R13
R11
R1
r1
31
R2
R3
ntwid_w@a
!s100 Y_2V?PiX;d_M[jiMMYj7K3
!s85 0
!s101 -O0
vtwiddle
IH^G[2UC`0^jJnV1=U9?GN3
VP8l9``=N?a8e0[`2f`iA:2
R4
R5
8H:/Projects/Libero_SP2_A2F500/DSP_Coprocessor/Hardware/A2F500/Verilog/DSP_Coprocessor/hdl/twiddle.v
FH:/Projects/Libero_SP2_A2F500/DSP_Coprocessor/Hardware/A2F500/Verilog/DSP_Coprocessor/hdl/twiddle.v
L0 12
R1
r1
31
R2
R3
!s100 hXf41HAI<Ho:lIA2[gnZG1
!s85 0
!s101 -O0
vtwidLUT
I4cZ=KRoiJFh8JU]oL5G;32
VQCab]]T<F9KEjH8Qm^<OB1
R4
R5
R6
R7
L0 189
R1
r1
31
R2
R3
ntwid@l@u@t
!s100 ghloTn:ZmgV63dmPb:hHI3
!s85 0
!s101 -O0
vwrapRam
Izn8mPjkkHG9Szg=YJo1;=3
VE7F=U6kCQM12i365N^NoT3
R4
R5
R6
R7
L0 52
R1
r1
31
R2
R3
nwrap@ram
!s100 fcO[iYL>HbE<2m::863TP0
!s85 0
!s101 -O0
vwrFFTtimer
IHzQb9cUER_dXnHn5;]`K93
VKXXfl8Bn19iHA2oY0IJ2M1
R4
R5
R12
R13
L0 220
R1
r1
31
R2
R3
nwr@f@f@ttimer
!s100 OhJc8QL9COfffCWfOB_T:2
!s85 0
!s101 -O0
