m255
K3
13
cModel Technology
dH:\Projects\Libero_SP2_A2F500\AC346\Hardware\A2F200\Verilog\Loading_Booting_Ext_Memories\simulation
vEMC_TOP
ILKzDGOF]I=MziAaC=5M]G2
VdagI9:8Q]0la_JX;hENeB3
Z0 dH:\Projects\Libero_SP2_A2F500\AC346\Hardware\A2F500\Verilog\Loading_Booting_Ext_Memories\simulation
w1281941843
8H:/Projects/Libero_SP2_A2F500/AC346/Hardware/A2F500/Verilog/Loading_Booting_Ext_Memories/component/work/EMC_TOP/EMC_TOP.v
FH:/Projects/Libero_SP2_A2F500/AC346/Hardware/A2F500/Verilog/Loading_Booting_Ext_Memories/component/work/EMC_TOP/EMC_TOP.v
L0 5
Z1 OW;L;6.5d;42
r1
31
Z2 o-work presynth -O0
n@e@m@c_@t@o@p
!s100 1fKhIXeiLEk6QQRol5HM73
!s85 0
!s101 -O0
vEMC_TOP_tmp_MSS_CCC_0_MSS_CCC
IY`>QOL>FX7l4c]O<^iJFW1
VoNQh2U1IUO@P?5ZaLRIBe3
Z3 dH:\Projects\Libero_SP2_A2F500\AC346\Hardware\A2F500\Verilog\Loading_Booting_Ext_Memories\simulation
w1281941781
8H:/Projects/Libero_SP2_A2F500/AC346/Hardware/A2F500/Verilog/Loading_Booting_Ext_Memories/component/work/EMC_TOP/MSS_CCC_0/EMC_TOP_tmp_MSS_CCC_0_MSS_CCC.v
FH:/Projects/Libero_SP2_A2F500/AC346/Hardware/A2F500/Verilog/Loading_Booting_Ext_Memories/component/work/EMC_TOP/MSS_CCC_0/EMC_TOP_tmp_MSS_CCC_0_MSS_CCC.v
L0 5
R1
r1
31
R2
n@e@m@c_@t@o@p_tmp_@m@s@s_@c@c@c_0_@m@s@s_@c@c@c
!s100 bdUblXz1gDBBATi06::MA0
!s85 0
!s101 -O0
vLoading_Booting_EMC
I[zRkAAYFVIWRgMJjFo:2C2
V[WC;[FnMH?d^9P<<ZiGQ83
R3
Z4 w1281942031
8H:/Projects/Libero_SP2_A2F500/AC346/Hardware/A2F500/Verilog/Loading_Booting_Ext_Memories/component/work/Loading_Booting_EMC/Loading_Booting_EMC.v
FH:/Projects/Libero_SP2_A2F500/AC346/Hardware/A2F500/Verilog/Loading_Booting_Ext_Memories/component/work/Loading_Booting_EMC/Loading_Booting_EMC.v
L0 5
R1
r1
31
R2
n@loading_@booting_@e@m@c
!s100 B;hM_eQGG5gPj^CdMS^_X2
!s85 0
!s101 -O0
vtestbench
!s100 QM=Rh7z_:7?AdURE16NWe3
I:^93MhQe@=B<Ij3O6BEdz3
VI0hf]9AUT4Y5kc[AFJ7Ok1
R3
R4
8H:/Projects/Libero_SP2_A2F500/AC346/Hardware/A2F500/Verilog/Loading_Booting_Ext_Memories/component/work/Loading_Booting_EMC/testbench.v
FH:/Projects/Libero_SP2_A2F500/AC346/Hardware/A2F500/Verilog/Loading_Booting_Ext_Memories/component/work/Loading_Booting_EMC/testbench.v
L0 12
R1
r1
!s85 0
31
!s101 -O0
R2
!s92 +incdir+H:/Projects/Libero_SP2_A2F500/AC346/Hardware/A2F500/Verilog/Loading_Booting_Ext_Memories/component/work/Loading_Booting_EMC -work presynth -O0
