@N: MF249 |Running in 32-bit mode.
@N: MF258 |Gated clock conversion disabled 
@N: MF547 |Generated clock conversion disabled 
@N: BN225 |Writing default property annotation file C:\A2F_AC339_DF\A2F500\VHDL\synthesis\top_level.sap.
