

---

## Introduction [\(Ask a Question\)](#)

Good board design practices are required to achieve expected performance from both PCBs and PolarFire® SoC devices. High-quality and reliable results depend on minimizing noise levels, preserving signal integrity, meeting impedance and power requirements, and using appropriate transceiver protocols. These guidelines must be treated as a supplement to the standard board-level design practices.

This document is intended for readers who are familiar with the PolarFire SoC device, experienced in digital board design, and know about the electrical characteristics of systems. It discusses power supplies, high-speed interfaces, various control interfaces, and the associated peripheral components of PolarFire SoC FPGAs.

# Table of Contents

Introduction.....	1
1. Designing the Board.....	3
1.1. Power Supplies.....	3
1.2. I/O Glitch.....	12
1.3. User I/O.....	13
1.4. MSS I/Os.....	16
1.5. Clocks.....	18
1.6. Reset.....	18
1.7. DDR Interface Requirements.....	19
1.8. Device Programming.....	19
1.9. Special Pins.....	22
1.10. Transceiver.....	22
1.11. MIPI Hardware Design Guidelines.....	23
1.12. AC and DC Coupling.....	24
1.13. Brownout Detection.....	24
2. Board Design Checklist.....	25
2.1. Prerequisites.....	25
2.2. Design Checklist.....	25
2.3. Layout Checklist.....	27
3. Appendix: General Layout Design Practices.....	28
3.1. Powering Core VDD.....	28
3.2. MIPI.....	29
3.3. Transceiver.....	29
4. Revision History.....	34
Microchip FPGA Support.....	37
Microchip Information.....	38
Trademarks.....	38
Legal Notice.....	38
Microchip Devices Code Protection Feature.....	38

## 1. Designing the Board [\(Ask a Question\)](#)

The PolarFire SoC family offers the industry's first RISC-V<sup>®</sup> based SoC FPGAs. The PolarFire SoC family combines a powerful 64-bit 5x core RISC-V Microprocessor Subsystem (MSS) with the FPGA fabric in a single device. Packed with this powerful combination, PolarFire SoC devices offer the scalable features of FPGAs and high-performance of ASICs like DDR3/DDR4, 12.7G Transceiver, PCIe Gen2 and HSIO/GPIO, and a highly configurable MSS.


Subsequent sections discuss the following:

- [Power Supplies](#)
- [I/O Glitch](#)
- [User I/O](#)
- [Clocks](#)
- [Reset](#)
- [DDR](#)
- [Device Programming](#)
- [Special Pins](#)
- [Transceiver](#)
- [AC and DC Coupling](#)
- [Brownout Detection](#)

### 1.1. Power Supplies [\(Ask a Question\)](#)

The following illustration shows the typical power supply requirements for PolarFire SoC devices, and the recommended connections of power rails when every part of the device is used in a system. For more information on decoupling capacitors associated with individual power supplies, see [PolarFire SoC Decoupling Capacitors](#).

Figure 1-1. Power Supplies

**Notes:**

1. 1.1V is for LPDDR4 support.
2. XCVR\_VREF can be powered up internally or externally. In typical application using the internal VREF generator is good enough. If you use the internal VREF generator, no external supply needed to be provided and the pins only need to be connected to the decoupling caps on the board.

External voltage is only recommended if the voltage needs to be tuned outside the range of what the internal VREF can provide.

The XCVR\_VREF is only required when the reference clock used is a voltage reference input standard (that is, SSTL). The XCVR\_VREF is not required when the reference clock is differential (that is, LVDS or LVCMOS).

If the XCVR\_VREF is unused, follow [Unused Power Supply](#).

**➔ Important:** VDDIO (MSS DDR Bank 6) can also be operated at 1.1V to support LPDDR4. For more information about the board design recommendations for LPDDR4, see [PolarFire Family Memory Controller User Guide](#).

To calculate the number of decoupling capacitors, it is important to know the target impedance of the power plane. Target impedance is calculated as follows:

$$Z_{\text{Max}} = \% \text{ Ripple} \times \frac{V_{\text{supply}}}{I_{\text{trans}}}$$

Where,

**V<sub>supply</sub>**: Supply voltage of the power plane.

**% Ripple**: Percentage of ripples that is allowed on the power plane. See [PolarFire SoC Datasheet](#) for more information about ripple in Recommended Operating Conditions table.

**I<sub>trans</sub>**: Transient current drawn on the power plane. The transient current is half of the maximum current. Maximum current is taken from the power calculator sheet.

**Z<sub>max</sub>**: Target impedance of the plane.

For the PolarFire SoC device to operate successfully, power supplies must be free from unregulated spikes and the associated grounds must be free from noise. All overshoots and undershoots must be within the absolute maximum ratings provided in the [PolarFire SoC Datasheet](#).

The following table lists the various power supplies required for PolarFire SoC FPGAs.

**Table 1-1.** Supply Pins

Name	Description
XCVR_VREF	Voltage reference for transceivers
VDD_XCVR_CLK	Power to input buffers for the transceiver reference clock
VDDA25	Power to the transceiver PLL
VDDA <sup>1</sup>	Power to the transceiver TX and RX lanes
VSS	Core digital ground
VDD <sup>2</sup>	Device core digital supply
VDDI3 (JTAG Bank) <sup>3</sup>	Power to JTAG bank pins
VDDI5 <sup>4</sup>	VDDI5 power to MSS SGMII banks and MSS dedicated clocks.
VDDI2	VDDI2 power to MSS peripheral banks
VDDI4	Power to MSS peripheral banks
VDDI6	Power to MSS DDR banks
VDDIx (GPIO Banks)	Power to GPIO bank pins
VDDIx (HSIO Banks)	Power to HSIO bank pins
VDD25	Power to corner PLLs and PNVM
VDD18	Power to programming and HSIO auxiliary supply
VDDAUXx	Power to GPIO auxiliary supply

**Notes:**

1. VDDA Supply Requirements—VDDA must be powered at exactly 1.0V or 1.05V. For the complete details, see the "Recommended Operating Conditions" section in the [PolarFire SoC Datasheet](#). This is a quiet supply critical to meeting all datasheet specifications. Users must strictly follow the decoupling capacitor guidelines in [PolarFire SoC Decoupling Capacitors](#). Use a linear regulator if required to guarantee supply quietness—no exceptions.
2. VDD Supply Requirements—VDD must be powered at exactly 1.0V or 1.05V. For the complete details, see the "Recommended Operating Conditions" section in the [PolarFire SoC Datasheet](#). This is a critical supply for device performance. Users must strictly follow the decoupling capacitor guidelines in [PolarFire SoC Decoupling Capacitors](#) to ensure performance.
3. VDDI3 must be powered before or at the same time as the other main supplies (VDD, VDD18, and VDD25) for the device to start initialization.

- VDDI5 must be powered-up before or along with VDD. VDDI5 must reach its datasheet minimum value before VDD reaches a functional level and also before the time when MSS is ready to execute its first instruction (referred to as  $T_{CPU}$  in the datasheet).

VREFx—is the reference voltage for DDR3 and DDR4 signals. VREF voltages can be generated internally and externally.

- Internal VREF—is not subjected to PCB, package inductance, and capacitance loss. These changes provide the highest performance and can be programmed as required by DDR controller.
- External VREF—is fixed and cannot be programmed as required. The PCB, package inductance, and capacitance impact the VREF performance.

If VDDI and VDDAUX must be configured to the same voltage of 2.5V or 3.3V, ensure both VDDI and VDDAUX are supplied from the same regulator. Do not use different regulators to source these rails. This prevents any voltage variations between VDDI and VDDAUX. In this case, the board must not supply the VDDI and VDDAUX from individual voltage supplies.

When a GPIO bank requires the VDDI to be less than 2.5V (1.2V, 1.5V, or 1.8V), the VDDAUX for that bank must be tied to 2.5V supply irrespective of the VDDI supply. VDDI requires a separate supply for the specific I/O type such as 1.5V or 1.8V.

#### Notes:

- The on-chip Power-on-Reset (POR) circuitry mandates that VDD, VDD18, and VDD25 supplies ramp monotonically from 0V to the minimum recommended operating voltage. Any deviation from this strict monotonic ramp will compromise device functionality and its adherence to the datasheet specifications.
- You must initiate the I/O calibration only when both the VDDA and XCVR\_VREF supplies are up.

For a detailed pin description, see [PolarFire SoC FPGA Packaging and Pin Descriptions User Guide](#).

### 1.1.1. PolarFire SoC Decoupling Capacitors [\(Ask a Question\)](#)

The following tables list the requirement of all decoupling capacitors for the MPFS460TS-FCG1152, MPFS250TS-FCG1152, MPFS250TS-FCVG484, MPFS250TS-FCSG536, MPFS250TS-FCVG784, and MPFS095T/MPFS025T-FCS325 devices. This is not a recommendation—it is a strict requirement. Users must implement these capacitors precisely in their schematics and board layouts. Failure to comply will result in unreliable operation, performance degradation and void the device compliance to datasheet specifications.

**Table 1-2.** Power-Supply Decoupling Capacitors<sup>1</sup>—MPFS460TS - FCG1152 (1 mm)

Pin Name	Ceramic										Tantalum
	1 nF	4.7 nF	22 nF	10 nF	47 nF	0.1 $\mu$ F	1 $\mu$ F	4.7 $\mu$ F	10 $\mu$ F	47 $\mu$ F	330 $\mu$ F
VDD	—	—	—	—	—	4	—	—	—	—	3
VDD18	—	—	—	—	—	2	—	—	—	2	—
VDDA	—	3	—	1	—	6	—	—	—	2	—
VDDA25	—	—	—	—	—	4	—	—	—	1	—
VDD25	—	—	—	—	—	5	—	—	1	—	—
VDDAUXGPIO	—	—	—	—	—	2	—	—	—	1	—
GPIO	—	—	—	—	—	2	—	—	—	1	—
HSIO	—	—	—	—	—	2	—	—	—	1	—
VDD_XCVR_CLK	—	—	—	—	—	2	—	—	1	—	—
SERDES_VREF	—	—	—	—	—	2	—	—	—	—	—
VDDI3	—	—	—	—	—	2	—	—	1	—	—
Bank 2	—	—	—	—	—	2	—	—	1	—	—

**Table 1-2.** Power-Supply Decoupling Capacitors<sup>1</sup>—MPFS460TS - FCG1152 (1 mm) (continued)

Pin Name	Ceramic										Tantalum
	1 nF	4.7 nF	22 nF	10 nF	47 nF	0.1 μF	1 μF	4.7 μF	10 μF	47 μF	330 μF
Bank 4	—	—	—	—	—	2	—	—	1	—	—
Bank 5	—	—	—	—	—	2	—	—	1	—	—
Bank 6 MSS DDR	—	—	—	1	—	1	—	—	—	1	—

**Note:** 1. The guidelines are provided on how to effectively decouple only the PolarFire SoC device. If the power source is placed on a different PCB or delivered through interconnects (flex cables or connectors), ensure an effective power delivery to the PolarFire SoC device. Follow the recommended operational conditions as per [PolarFire SoC Datasheet](#).

**Table 1-3.** Power-Supply Decoupling Capacitors<sup>1</sup>—MPFS250TS - FCG1152 (1 mm)

Pin Name	Ceramic										Tantalum
	1 nF	4.7 nF	22 nF	10 nF	47 nF	0.1 μF	1 μF	10 μF	47 μF	330 μF	
VDD	—	—	2	5	2	1	1	—	1	2	
VDD18	—	—	—	1	—	1	—	—	2	—	
VDDA	—	3	—	1	—	6	—	—	2	—	
VDDA25	2	—	—	—	—	2	—	—	1	—	
VDD25	1	—	—	2	—	2	—	—	1	—	
VDDAUX (GPIO)	—	1	—	1	—	1	—	—	1	—	
GPIO Bank	1	—	—	—	—	—	—	—	1	—	
HSIO Bank	—	—	—	—	—	2	—	—	1	—	
VDD_XCVR_CLK	—	—	—	—	—	2	—	1	—	—	
SERDES_VREF	—	—	—	—	—	2	—	—	—	—	
VDDI3	—	—	—	—	—	2	—	1	—	—	
Bank 2	—	—	—	—	—	2	—	1	—	—	
Bank 4	—	—	—	—	—	2	—	1	—	—	
Bank 5	—	—	—	—	—	2	—	1	—	—	
Bank 6 MSS DDR	—	—	—	1	—	1	—	—	1	—	

**Note:**

- The guidelines are provided on how to effectively decouple only the PolarFire SoC device. If the power source is placed on a different PCB or delivered through interconnects (flex cables or connectors), ensure an effective power delivery to the PolarFire SoC device. Follow the recommended operational conditions as per [PolarFire SoC Datasheet](#).

**Table 1-4.** Power-Supply Decoupling Capacitors<sup>1</sup>—MPFS250TS/MPFS160TS/MPFS095TS/MPFS025TS - FCG484 (0.8 mm)

Pin Name	Ceramic										Tantalum
	1 nF	4.7 nF	22 nF	10 nF	47 nF	0.1 μF	1 μF	4.7 μF	10 μF	47 μF	330 μF
VDD	—	—	2	5	2	1	—	—	—	—	2
VDD18	—	—	—	1	—	1	—	—	1	1	—
VDDA	—	2	—	—	—	6	—	—	—	1	—
VDDA25	—	—	—	—	2	2	—	—	1	1	—
VDD25	4	—	—	1	—	3	—	—	—	1	—
VDDAUX (GPIO)	—	—	—	2	1	2	—	—	—	1	—
GPIO	—	—	—	—	—	—	—	—	—	2	—
HSIO	—	—	—	—	—	—	—	—	—	1	—
VDD_XCVR_CLK	—	—	—	—	—	2	—	—	1	—	—

**Table 1-4.** Power-Supply Decoupling Capacitors<sup>1</sup>—MPFS250TS/MPFS160TS/MPFS095TS/MPFS025TS - FCVG484 (0.8 mm) (continued)

Pin Name	Ceramic										Tantalum
	1 nF	4.7 nF	22 nF	10 nF	47 nF	0.1 μF	1 μF	4.7 μF	10 μF	47 μF	330 μF
SERDES_VREF	—	—	—	—	—	2	—	—	—	—	—
VDDI3	—	—	—	—	—	2	—	—	1	—	—
Bank 2	—	—	—	—	—	2	—	—	1	—	—
Bank 4	—	—	—	—	—	2	—	—	1	—	—
Bank 5	—	—	—	—	—	2	—	—	1	—	—
Bank 6 MSS DDR	—	—	—	—	—	1	1	—	—	1	—

**Note:**

- The guidelines are provided on how to effectively decouple only the PolarFire SoC device. If the power source is placed on a different PCB or delivered through interconnects (flex cables or connectors), ensure an effective power delivery to the PolarFire SoC device. Follow the recommended operational conditions as per [PolarFire SoC Datasheet](#).

**Table 1-5.** Power-Supply Decoupling Capacitors<sup>1</sup>—MPFS250TS/MPFS160TS/MPFS095TS - FCSG536 (0.5 mm)

Pin Name	Ceramic										Tantalum	
	1 nF	4.7 nF	22 nF	10 nF	47 nF	0.1 μF	1 μF	4.7 μF	10 μF	47 μF	100 μF	330 μF
VDD	—	—	—	—	—	—	—	—	—	2	1	2
VDD18	—	—	—	1	—	1	—	—	—	2	—	—
VDDA	3	—	—	—	—	1	—	—	—	2	—	—
VDDA25	2	—	—	—	—	2	—	—	—	1	—	—
VDD25	—	—	—	—	—	3	—	—	—	1	—	—
VDDAUX (GPIO)	—	1	—	1	—	1	—	—	—	1	—	—
GPIO Bank	—	—	—	—	4	4	—	—	—	2	—	—
HSIO Bank	—	—	—	—	—	2	—	—	—	2	—	—
VDD_XCVR_CLK	—	—	—	—	—	2	—	—	1	—	—	—
SERDES_VREF	—	—	—	—	—	2	—	—	—	—	—	—
Bank 3 JTAG	—	—	—	—	—	2	—	—	1	—	—	—
Bank 2	—	—	—	—	—	2	—	—	1	—	—	—
Bank 4	—	—	—	—	—	2	—	—	1	—	—	—
Bank 5	—	—	—	—	—	2	—	—	1	—	—	—
Bank 6 MSS DDR	—	—	—	—	—	—	1	—	—	1	—	—

**Note:**

- The guidelines are provided on how to effectively decouple only the PolarFire SoC device. If the power source is placed on a different PCB or delivered through interconnects (flex cables or connectors), ensure an effective power delivery to the PolarFire SoC device. Follow the recommended operational conditions as per [PolarFire SoC Datasheet](#).

**Table 1-6.** Power-Supply Decoupling Capacitors<sup>1</sup>—MPFS250TS/MPFS160TS/MPFS095TS - FCVG784 (0.8 mm)

Pin Name	Ceramic										Tantalum
	1 nF	2.2 nF	3.3 nF	4.7 nF	10 nF	47 nF	0.1 μF	1 μF	10 μF	47 μF	330 μF
VDD	—	—	—	—	—	3	3	3	—	1	2
VDD18	—	—	—	1	1	—	1	—	—	2	—
VDDA	—	2	—	—	2	—	1	—	—	2	—
VDDA25	1	—	—	—	—	—	1	—	—	1	—

**Table 1-6.** Power-Supply Decoupling Capacitors<sup>1</sup>—MPFS250TS/MPFS160TS/MPFS095TS - FCVG784 (0.8 mm)  
(continued)

Pin Name	Ceramic										Tantalum
	1 nF	2.2 nF	3.3 nF	4.7 nF	10 nF	47 nF	0.1 μF	1 μF	10 μF	47 μF	330 μF
VDD25	1	—	—	—	2	—	2	—	—	1	—
VDDAUX (GPIO)	—	—	—	1	1	—	1	—	—	1	—
GPIO Bank	1	—	—	1	—	—	1	—	—	1	—
HSIO Bank	1	—	—	1	—	—	1	—	—	1	—
VDD_XCVR_CLK	—	—	—	—	—	—	2	—	1	—	—
SERDES_VREF	—	—	—	—	—	—	2	—	—	—	—
Bank 3 JTAG	—	—	—	—	—	—	2	—	1	—	—
Bank 2	—	—	—	—	—	—	2	—	1	—	—
Bank 4	—	—	—	—	—	—	2	—	1	—	—
Bank 5	—	—	—	—	—	—	2	—	1	—	—
Bank 6 MSS DDR	1	—	1	1	1	—	1	—	—	1	—

**Note:**

1. The guidelines are provided on how to effectively decouple only the PolarFire SoC device. If the power source is placed on a different PCB or delivered through interconnects (flex cables or connectors), ensure an effective power delivery to the PolarFire SoC device. Follow the recommended operational conditions as per [PolarFire SoC Datasheet](#).

**Table 1-7.** Power-Supply Decoupling Capacitors<sup>1</sup>—MPFS095TS/MPFS025TS - FCSG325 (0.5 mm)

Pin Name	Ceramic										Tantalum
	1 nF	4.7 nF	22 nF	10 nF	47 nF	0.1 μF	1 μF	4.7 μF	10 μF	47 μF	330 μF
VDD	—	4	—	1	—	1	—	—	1	1	1
VDD18	—	—	—	—	—	2	—	—	—	2	—
VDDA	2	—	—	—	—	2	—	—	1	—	—
VDDA25	1	—	—	—	—	1	—	—	—	1	—
VDD25	—	—	—	—	—	5	—	—	1	—	—
VDDAUXGPIO	—	—	—	—	—	2	—	—	—	1	—
GPIO Bank	—	—	—	—	—	2	—	—	—	1	—
HSIO Bank	—	—	—	—	—	2	—	—	—	1	—
VDD_XCVR_CLK	—	—	—	—	—	2	—	—	1	—	—
SERDES_VREF	—	—	—	—	—	2	—	—	—	—	—
JTAG Bank 3 (VDDI3)	—	—	—	—	—	2	—	—	1	—	—
Bank 2	—	—	—	—	—	2	—	—	1	—	—
Bank 4	—	—	—	—	—	2	—	—	1	—	—
Bank 5	—	—	—	—	—	2	—	—	1	—	—
Bank 6 MSS	—	—	—	—	—	—	1	—	—	1	—

**Note:**

1. The guidelines are provided on how to effectively decouple only the PolarFire SoC device. If the power source is placed on a different PCB or delivered through interconnects (flex cables or connectors), ensure an effective power delivery to the PolarFire SoC device. Follow the recommended operational conditions as per [PolarFire SoC Datasheet](#).

Alternative decoupling capacitors may only be used if their physical sizes meet or exceed the performance of the specified network. Any substitution mandates rigorous analysis of the resulting power distribution network's impedance versus frequency to eliminate resonant spikes. See [Figure](#)

1-1 for power supply design guidelines. Failure to perform this analysis may cause system related voltage ripple and performance issues and instability.

For more information about the internal package capacitance for power supplies associated with PolarFire SoC packages, see [PolarFire SoC FPGA Packaging and Pin Descriptions User Guide](#).

The following table lists the required decoupling capacitors for PolarFire SoC packages.

**Table 1-8.** Recommended Decoupling Capacitors For PolarFire SoC Devices

De-Cap Value	Part Number	Package	Description
1 nF	CL05B102KO5NNNC	0402	For 1 mm package
22 nF	GRM155R71C223KA01D	0402	For 1 mm package
10 nF	GRM155R71C103KA01D	0402	For 1 mm package
0.1 $\mu$ F	GRM155R71C104KA88D	0402	For 1 mm package
10 nF	GRM15XR11C103KA86	0402	For 1 mm package
4.7 nF	GRM155R11H472KA01	0402	For 1 mm package
10 $\mu$ F	GRM21BR71A106KE51	0805	Bulk Caps (for 0.5, 0.8, and 1 mm)
47 $\mu$ F	GRM31CR61A476KE15	1206	Bulk Caps (for 0.5, 0.8, and 1 mm)
330 $\mu$ F	T495D337K010ATE150	2917	Bulk Caps (for 0.5, 0.8, and 1 mm)
1 nF	GRM033R71C102KA01	0201	For 0.8 and 0.5 mm package
2.2 nF	GRM033R71C222KA88D	0201	For 0.8 mm package
10 nF	GRM033R71A103KA01	0201	For 0.8 and 0.5 mm package
0.1 $\mu$ F	GRM033C71C104KE14	0201	For 0.8 and 0.5 mm package
1 $\mu$ F	GRM155R70J105KA12J	—	For 0.5 mm, 0.8 mm, and 1 mm package
47 nF	GRM155R71C473KA01J	—	For 0.5 mm, 0.8 mm, and 1 mm package




**Important:** Equivalent capacitor values can be used from a different vendor. For more information about the Packaging Decoupling Capacitors, see [PolarFire SoC FPGA Packaging and Pin Descriptions User Guide](#).

### 1.1.2. Unused Power Supply [\(Ask a Question\)](#)


The following figure shows how power supplies can be configured when not in use and when you need to reduce leakage and power for the system.

Figure 1-2. Option 1 for Unused Connections



The following figure shows the power configuration of unused supplies. This option can be used when there is an intent to power-up the various supplies at a later time in the system, and the I/Os are not being used.

Figure 1-3. Option 2 for Unused Connections



**➔ Important:** To simplify the board-level routing, multiple 10 kΩ resistors can be used as required. The power supplies can also be grouped into a single 10 kΩ resistor and tied-off to VSS.

### 1.1.3. Pin Assignment Tables [\(Ask a Question\)](#)

[PolarFire SoC Packaging Pin Assignment Table](#) (PPAT) contains information about the recommended DDR pinouts, PCI EXPRESS capability for XCVR-0, DDR Lane information for I/O CDR, generic IOD interface pin placement, and unused condition for package pins.

## 1.2. I/O Glitch [\(Ask a Question\)](#)

A glitch might occur during power-up or power-down for GPIO or HSIO outputs in PolarFire SoC devices. Glitch can occur before or after the device reaches a functional state. These glitches are not observed on LVDS outputs or Transceiver I/Os. No reliability issues are caused by either of the glitch types. Following are the types of glitches that can occur.

- Parasitic glitches might occur for GPIOs or HSIOs before the device reaches functional state with a maximum glitch of 1V with a 0.4 ms width. This type of glitch can typically be ignored. It is recommended to use a 100K pull-down resistor on critical signals<sup>1</sup> of the GPIO or HSIO pins if this type of glitch cannot be ignored. No glitches are observed once mitigation recommendations are placed. This may occur for both erased/blank and programmed units.
- Another type of glitch might occur on GPIOs and HSIOs during power-on sequencing or boot-up. This is due to a weak pull-up resistor being enabled by default on an input, output or

<sup>1</sup> Critical outputs such as reset or clock of the HSIO or GPIOs going into another device.

bidirectional I/O. To mitigate this glitch, use the Libero SoC I/O Editor or PDC constraint to program a weak pull-down on the output buffer on the specified I/O. This might occur for both erased/blank and programmed units.

- The last type of glitch might occur after the device reaches functional state and might occur for both erased/blank and programmed units. This type of glitch is related to the power-up and power-down sequence of VDDI and VDDAUX supplies. This occurs only on GPIOs where the VDDI is 1.5V or 1.8V only with a maximum glitch of 1V with a 0.8 ms width during power-up and a maximum glitch of 1.8V with a 1 ms width during power down. For HSIOs where the VDDI is 1.5V or 1.8V only a maximum glitch of 600 mV and 1.5 ms width might occur at power-up and a maximum glitch of 220 mV and 200  $\mu$ s width might occur at power-down.

To mitigate the post functional state glitch, follow the recommendations in the following tables.

**Table 1-9. Power Sequencing<sup>1</sup> (For GPIO/MSSIO)**

Use Cases for GPIO/MSSIO		Power-up Sequencing Requirement for Mitigating Glitches <sup>2</sup>	Power-down Sequencing Requirements for Mitigating Glitches <sup>2</sup>
VDDI	VDDAUX	—	—
1.2V	2.5V	No glitch occurs	No glitch occurs
1.5V	2.5V	Power up VDDAUX before VDDI of that bank	Power down VDDI before VDDAUX of that bank
1.8V	2.5V	Power up VDDAUX before VDDI of that bank	Power down VDDI before VDDAUX of that bank
2.5V	2.5V	Power VDDAUX and VDDI from the same regulator	No glitch occurs
3.3V	3.3V	Power VDDAUX and VDDI from the same regulator	No glitch occurs

(1) No glitches are observed once mitigation recommendations are placed.

(2) This power sequence does not mitigate any parasitic glitches. As mentioned, add a 100K pull-down resistor to critical signals of GPIO or HSIO pins for mitigation of parasitic glitches.

**Note:** The MSSIO power sequencing requirements are identical to those of GPIO. Therefore, the GPIO power-up and power-down sequencing requirements listed in this section also apply to MSSIO banks.

**Table 1-10. Power Sequencing<sup>1</sup> (For HSIO)**

Use Cases for HSIO		Power-up Sequencing Requirement for Mitigating Glitches <sup>2</sup>	Power-down Sequencing Requirements for Mitigating Glitches <sup>2</sup>
VDDI	VDD18	—	—
1.2V	1.8V	No glitch occurs	No glitch occurs
1.5V	1.8V	Power up VDD18 before VDDI of that bank	Power down VDDI before VDD18, VDD, VDD25 of that bank
1.8V	1.8V	Power up VDD18 before VDDI of that bank	Power down VDDI before VDD18, VDD, VDD25 of that bank

(1) No glitches are observed once mitigation recommendations are placed.

(2) This power sequence does not mitigate any parasitic glitches. As mentioned, add a 100K pull-down resistor to critical signals of GPIO or HSIO pins for mitigation of parasitic glitches.



**Important:** A glitch can occur on GPIO pins during JTAG programming if power is disrupted. The glitch can be mitigated by powering down VDDI before VDDAUX, VDD, and VDDI3.

### 1.3. User I/O [\(Ask a Question\)](#)

PolarFire SoC FPGAs have two types of I/O buffers: HSIO and GPIO. HSIO buffers are optimized for single-ended buffers with supplies from 1.2V to 1.8V. GPIO buffers support single-ended and true

differential interfaces with supplies from 1.2V to 3.3V. PolarFire SoC FPGAs support the following types of I/O Banks:

- GPIO Banks—These Banks support I/O buffers for single-ended and true differential signals from 1.2V to 3.3V.
- HSIO Banks—These Banks support optimized I/O buffers for single-ended and true differential signals from 1.2V to 1.8V.
- MSS I/Os—These banks can support I/O buffer for single-ended signals from 1.2V to 3.3V.
- MSS DDR I/Os—These banks can support I/O buffer for single-ended and differential per the Pin table signals at 1.2V, 1.5V to 1.8V.
- MSS SGMII I/Os—These banks can support I/O buffer for single-ended and differential per the Pin table signals at 2.5V or 3.3V.

**Notes:**

- When the HSIO bank is configured as an LVDS receiver, the concerned I/Os must be connected externally by a 100Ω resistor.
- For supporting cold sparing application and guidance on pin assignment, see [Cold Sparing](#).


For more information about key features of I/O buffers and supported standards, see [PolarFire SoC FPGA Packaging and Pin Descriptions User Guide](#) and [PolarFire Family I/O User Guide](#).

### 1.3.1. Cold Sparing [\(Ask a Question\)](#)

PolarFire SoC devices support cold sparing for GPIO and HSIO. Cold sparing is implemented by connecting the devices as shown in the following figure. The system board has two PolarFire SoC devices in parallel, and the devices share I/Os. The spare device has its HSIO VDDI banks powered up to prevent I/O leakage through the ESD diodes. As a result, low power and a protected state for the spare device is established. The spare device can be changed to an active device by powering-up all the supplies. The active device can be changed to a spare device by powering down all the supplies, except HSIO VDDI banks.

A typical cold sparing application integrates two parallel devices with shared I/O connections, as shown in the following figure.

Figure 1-4. Cold Sparing



For supporting cold sparing applications on GPIO I/Os:

- All GPIO banks support single-ended and differential signaling.  
Naming Convention:
  - GPIOXXPBY: I/O pair XX, bank Y, P node
  - GPIOXXNBY: I/O pair XX, bank Y, N node
- Both nodes of any GPIO pair (for example, GPIO242PB1 and GPIO242NB1) can be used for single-ended signals.

The following points summarize the cold sparing recommendations:

- For a GPIO pair (for example, GPIO242[P/N]B1):
  - Use both as outputs or both as inputs
  - Avoid mixed directions (one input and one output)
- If mixed directions are required:
  - Add 15 kΩ pull-down to VSS on the output node only.
    - GPIO242PB1 (output) + GPIO242NB1 (input): Pull-down on GPIO242PB1
    - GPIO242PB1 (input) + GPIO242NB1 (output): Pull-down on GPIO242NB1
- When adding 15 kΩ pull-down, ensure that no additional external or internal pull-up resistor has been added to the signal. The user must ensure that with the pull-down resistor the signal integrity of the signal has been maintained.
- No pull-down needed if both are inputs or both are outputs.

**Note:** Transceiver and JTAG pins do not support the cold sparing feature.

### 1.3.2. Hot Socketing (GPIO Only) [\(Ask a Question\)](#)

Hot socketing (also known as hot swapping or hot plug-in) prevents damage to the PolarFire SoC FPGA if, at any time, voltage is detected at I/O while the device is powered OFF. It also helps prevent

disruptions that may occur in the rest of the system if the I/O of a device are connected without a valid power supply.

Only GPIOs support hot socketing. In hot socketing, GPIOs are in high-impedance (hi-Z) state.

The GPIO maintains the following high-impedance state until the power supplies are at a valid state.

- VDDAUX is greater than or equal to 1.6V
- VDDIX is greater than or equal to 0.8V
- VDD and VDD25 are both high and the PolarFire SoC FPGA controller has asserted the global I/O ring signal (IO\_EN)

**Note:** TMS, TDI, TRSTB, DEVRST\_N, and FF\_EXIT\_N do not support hot socketing.

### 1.3.2.1. Over-Voltage Tolerance for GPIO [\(Ask a Question\)](#)

If GPIO is configured with the following settings, GPIO supports over-voltage tolerance, ensuring that the I/O signal at the pad is at a higher potential than the VDDIX power supply.

**Table 1-11.** Over-Voltage Tolerance

Standard	OE	Clamp Diode	VREF (Input)	Weak Pull-Up/ Pull-Down	Termination	Hot-plug
PCI	x	ON	ON	ON	ON	Disabled
GPIO	1	ON	ON	ON	ON	Disabled
	0	OFF	OFF	OFF	OFF	Enabled

For recommended operating conditions about over-voltage tolerance, see [PolarFire SoC Datasheet](#).

## 1.4. MSS I/Os [\(Ask a Question\)](#)

PolarFire SoC FPGAs support the following type of MSS I/O buffers.

- [MSS DDR I/Os](#)
- [MSS SGMII I/Os](#)
- [MSS-Specific I/O](#)

### 1.4.1. MSS DDR I/Os [\(Ask a Question\)](#)

The MSS DDR I/Os are a dedicated set of pins for x32 width DDR interface with ECC support. The dedicated set of pins are as follows:

- MSS\_DDR\_DQ[0:35]
- MSS\_DDR\_DQSP[0:4], MSS\_DDR\_DQSN[0:4]
- MSS\_DDR\_DM[0:4]
- MSS\_DDR\_A[0:16]
- MSS\_DDR\_CK\_0, MSS\_DDR\_CK\_N0
- MSS\_DDR\_CK\_1, MSS\_DDR\_CK\_N1
- MSS\_DDR\_RAM\_RST\_N
- MSS\_DDR\_VREF\_IN
- MSS\_DDR\_BA0, MSS\_DDR\_BA1
- MSS\_DDR\_BG0, MSS\_DDR\_BG1
- MSS\_DDR\_CS0, MSS\_DDR\_CS1
- MSS\_DDR\_CKE0, MSS\_DDR\_CKE1
- MSS\_DDR\_ODT0, MSS\_DDR\_ODT1

- MSS\_DDR\_ACT\_N
- MSS\_DDR\_WE\_N
- MSS\_DDR\_ALERT\_N
- MSS\_DDR\_PARITY

The interface supports the following types of DDR memories:

- DDR4 – Single and Dual Rank
- DDR3 – Single and Dual Rank
- LPDDR4
- LPDDR3

For more details about pin mapping and DDR user models, see [PolarFire SoC Packaging Pin Assignment Table \(PPAT\)](#) and [PolarFire Family Memory Controller User Guide](#).

#### 1.4.2. MSS SGMII I/Os [\(Ask a Question\)](#)

The MSS SGMII I/Os are a dedicated set of pins. Two sets of pins are for transceiver and one set for sourcing the reference clock. The MSS SGMII pins are listed as follows:

- MSS\_SGMII\_TXP0, MSS\_SGMII\_TXN0
- MSS\_SGMII\_RXP0, MSS\_SGMII\_RXN0
- MSS\_SGMII\_TXP1, MSS\_SGMII\_TXN1
- MSS\_SGMII\_RXP1, MSS\_SGMII\_RXN1
- MSS\_REFCLK\_IN\_P, MSS\_REFCLK\_IN\_N

#### 1.4.3. MSS-Specific I/O [\(Ask a Question\)](#)

There are 38 MSS I/Os that can be configured using Libero<sup>®</sup> SoC to interface with various peripherals (see [Figure 1-5](#)). For the MSS I/Os pinout information, see [PolarFire SoC Packaging Pin Assignment Table](#). The PPAT lists the MSS I/Os and the peripherals they support. MSS I/Os are configured using Libero SoC > PFSOC\_MSS SgCore IP Configurator.

Figure 1-5. Peripherals

BANK	IO MUX	Package Pin	eMMC	USB	SD	MAC	QSPI	SPI	MMUART	I2C	CAN	GPIO
BANK 4	0	AA8	EMMC_CLK		SD_CLK		QSPI_CLK	SPI_0_CLK				GPIO_0_0
	1	AA9	EMMC_CMD		SD_CMD				MMUART_3_RXD	I2C_0_SCL		GPIO_0_1
	2	AA7	EMMC_DATA0		SD_DATA0				MMUART_3_TXD	I2C_0_SDA		GPIO_0_2
	3	Y6	EMMC_DATA1		SD_DATA1				MMUART_4_RXD		CAN_0_TXBUS	GPIO_0_3
	4	AA10	EMMC_DATA2		SD_DATA2				MMUART_4_TXD		CAN_0_RXBUS	GPIO_0_4
	5	AA13	EMMC_DATA3		SD_DATA3				MMUART_0_RXD (A)		CAN_0_TX_EBL_N	GPIO_0_5
	6	Y10	EMMC_STRB		SD_CD				MMUART_0_TXD (A)			GPIO_0_6
	7	Y7	EMMC_RSTN		SD_WP	MAC_1_MDC			MMUART_2_RXD	I2C_1_SCL		GPIO_0_7
	8	Y14	EMMC_DATA4		SD_POW	MAC_1_MDIO	QSPI_SS0		MMUART_2_TXD	I2C_1_SDA		GPIO_0_8
	9	Y13	EMMC_DATA5		SD_VOLT_SEL	MAC_0_MDC	QSPI_DATA0		MMUART_0_RXD (B)			GPIO_0_9
	10	Y8	EMMC_DATA6		SD_VOLT_EN	MAC_0_MDIO	QSPI_DATA1		MMUART_0_TXD (B)			GPIO_0_10
	11	Y11	EMMC_DATA7		SD_VOLT_CMD_DIR		QSPI_DATA2	SPI_0_DO	MMUART_1_RXD		CAN_1_TXBUS	GPIO_0_11
	12	AA12			SD_VOLT_DIR_0		QSPI_DATA3	SPI_0_DI	MMUART_1_TXD		CAN_1_RXBUS	GPIO_0_12
13	Y12			SD_VOLT_DIR_1_3			SPI_0_SS0			CAN_1_TX_EBL_N	GPIO_0_13	
BANK 2	14	W6		USB_CLK			QSPI_CLK (A)	SPI_1_CLK (A)				GPIO_1_0
	15	V6		USB_DIR		MAC_1_MDC (A)		SPI_1_DO (A)	MMUART_4_RXD			GPIO_1_1
	16	W8		USB_NXT		MAC_1_MDIO (A)		SPI_1_DI (A)	MMUART_4_TXD			GPIO_1_2
	17	V8		USB_STP				SPI_1_SS0 (A)	MMUART_0_RXD (A)			GPIO_1_3
	18	V4		USB_DATA0					MMUART_0_TXD (A)			GPIO_1_4
	19	U5		USB_DATA1					MMUART_1_RXD			GPIO_1_5
	20	W9		USB_DATA2					MMUART_1_TXD	I2C_0_SCL (A)		GPIO_1_6
	21	U7		USB_DATA3					MMUART_2_RXD	I2C_0_SDA (A)	CAN_0_TX_EBL_N (A)	GPIO_1_7
	22	U6		USB_DATA4					MMUART_2_TXD		CAN_0_TXBUS (A)	GPIO_1_8
	23	V7		USB_DATA5				SPI_0_SS0	MMUART_3_RXD		CAN_0_RXBUS (A)	GPIO_1_9
	24	V9		USB_DATA6		MAC_0_MDC (A)	SPI_0_DI		MMUART_3_TXD	I2C_1_SCL (A)		GPIO_1_10
	25	U9		USB_DATA7		MAC_0_MDIO (A)		SPI_0_DO		I2C_1_SDA (A)		GPIO_1_11
	26	V14			SD_LED (A)					I2C_1_SCL (B)		GPIO_1_12
	27	V13			SD_VOLT_0 (A)					I2C_1_SDA (B)	CAN_1_TX_EBL_N (A)	GPIO_1_13
	28	W10			SD_VOLT_1 (A)	MAC_1_MDC (B)			MMUART_0_RXD (B)		CAN_1_TXBUS (A)	GPIO_1_14
	29	W11			SD_VOLT_2 (A)	MAC_1_MDIO (B)			MMUART_0_TXD (B)		CAN_1_RXBUS (A)	GPIO_1_15
	30	W14						QSPI_CLK (B)	SPI_1_CLK (B)			GPIO_1_16

### 1.5. Clocks (Ask a Question)

PolarFire SoC devices offer two on-chip RC oscillators (2 MHz and 160 MHz) to generate free-running clocks. The clocks do not have any I/O pads and do not require external components to operate.

The following table lists the number of RC oscillators available in PolarFire SoC devices.

Table 1-12. RC Oscillator Count

Resource	Supported Range (MHz)	MPFS250
On-chip oscillator	2	1
	160	1

you must understand the regional clock implications when targeting designs that might be migrated to different device sizes. It is important that you go through the pin planning before finalizing it on the board while targeting a die. For more information about clocking in PolarFire devices, see [PolarFire Family Clocking Resources User Guide](#).

For more information about the preferred clock inputs connectivity to PLLs, DLLs, and global clock network, see the Packaging Pin Assignment Table (PPAT) on the [PolarFire SoC Documentation](#) web page.

### 1.6. Reset (Ask a Question)

For designing a robust system, users may use the dedicated DEVRST\_N pin or a general purpose reset signal using any GPIO/HSIO as a global system level reset.

For the following cases, the users must use the DEVRST\_N as a warm reset for the device:

- A user design modifies auto-initialized fabric RAMs or PCIe configuration during operation.

- A user design is using PCIe, transceivers or user crypto.  
For all other use cases, it is recommended to use a general purpose reset signal using any GPIO/HSIO IO because they take much shorter time for design to come out of reset.  
If the dedicated DEVRST\_N is not used for warm resets, the DEVRST\_N pin must be configured using one of the following methods:
- Drive the signal with a POR chip or an external device and keep the DEVRST\_N asserted till the system/clocks are stable and the chip is properly powered up.
- Connect DEVRST\_N to VDDI3 through a 1 kΩ resistor per pin without sharing with any other pins.
  - In this case, the user needs to ensure that all clocks are stable going to the device before the user design is released from power-on reset. The details of the minimum time taken for the fabric design to be activated after power-on is specified in the Power-Up To Functional section of [PolarFire SoC Datasheet](#).

## 1.7. DDR Interface Requirements [\(Ask a Question\)](#)

PolarFire SoC devices support DDR3, LPDDR4, LPDDR3, and DDR4. For complete DDR support details, see the [PolarFire SoC Datasheet](#).

DDR interface reliability demands impeccable signal layout and power plane design. You must strictly follow [PolarFire SoC Decoupling Capacitors](#), including precise power coupling capacitor selection. For board layout and routing requirements, see the [PolarFire Family Memory Controller User Guide](#). Non-compliance will result in interface failure.

## 1.8. Device Programming [\(Ask a Question\)](#)

The PolarFire SoC device can be programmed using one of the two dedicated interfaces: JTAG or SPI. These two interfaces support the following programming modes:

- JTAG programming
- SPI master mode programming
- SPI slave mode programming


The PolarFire SoC FPGA supports programming modes through an internal system controller using SPI master mode or an external master using JTAG or SPI interfaces. For detailed information on hardware connections for each programming mode, see [PolarFire Family Programming User Guide](#).

### 1.8.1. JTAG Programming [\(Ask a Question\)](#)

The JTAG interface is used for the device programming and testing, or for debugging the firmware. When the device reset (DEVRST\_N) is asserted, JTAG I/Os are not accessible. JTAG I/Os are powered by Bank 3 VDDI.

The following figure shows the board-level connectivity for JTAG programming mode in PolarFire SoC devices.

Figure 1-6. JTAG Programming



The following table lists the JTAG pin names and descriptions.

Table 1-13. JTAG Pins


Pin Names	Direction	Unused Condition	Description
TMS	Input	DNC	JTAG test mode select.
TRSTB	Input	Must be connected to VDDI3 through a 1 kΩ resistor.	JTAG test reset. Must be held low during device operation. If JTAG is not used, an external pull-down resistor can be included to ensure that the TAP is held in reset mode.
TDI	Input	DNC	JTAG test data in
TCK	Input	Must be connected to VSS through a 10 kΩ resistor	JTAG test clock
TDO	Output	DNC	JTAG test data out

### 1.8.2. SPI Master Mode Programming [\(Ask a Question\)](#)

The embedded system controller contains a dedicated SPI block for programming, which can operate in master or slave mode. In master mode, the PolarFire SoC device interfaces are used to download programming data through the external SPI flash. In slave mode, the SPI block communicates with a remote device that initiates download of programming data to the device.

The following figure shows the board-level connectivity for SPI master mode programming in PolarFire SoC devices.

Figure 1-7. SPI Master Mode Programming



The following table lists the SPI master mode programming pins.

Table 1-14. SPI Master Mode Programming Pins


SPI Pin Name	Direction	Unused Condition	Description
SCK	Bidirectional	Connect to VSS through a 10 kΩ resistor	SPI clock. <sup>1</sup>
SS	Bidirectional	Connect to VSS through a 10 kΩ resistor	SPI slave select. <sup>1</sup>
SDI	Input	Connect to VDDI3 through a 10 kΩ resistor	SDI input. <sup>1</sup>
SDO	Output	DNC	SDO output. <sup>1</sup>
SPI_EN	Input	Connect to VSS through a 10 kΩ resistor	SPI enable. 0: SPI output tri-stated 1: Enabled Pulled up or down through a resistor or driven dynamically from an external source to enable or tri-state the SPI I/O.
IO_CFG_INTF	Input	Connect to VSS through a 10 kΩ resistor	SPI I/O configuration. 0: SPI slave interface 1: SPI master interface Pulled up or down through a resistor or driven dynamically from an external source to indicate whether the shared SPI is a master or slave.

<sup>(1)</sup> The SCK, SS, SDI, and SDO pins are shared between the system controller and the FPGA fabric. When the system controller's SPI is enabled and configured as a master, the system controller hands over the control of the SPI to the fabric (after device power-up).

### 1.8.3. SPI Slave Mode Programming [\(Ask a Question\)](#)

The following figure shows the board-level connectivity for SPI slave mode programming in PolarFire SoC devices.

Figure 1-8. SPI Slave Mode Programming



## 1.9. Special Pins [\(Ask a Question\)](#)

For information about special pins, see [PolarFire SoC FPGA Packaging and Pin Descriptions User Guide](#).

## 1.10. Transceiver [\(Ask a Question\)](#)

Transceiver blocks are located on the east corner of the PolarFire SoC device. PolarFire SoC devices support PCIe interface, which supports only Transceiver quad 0.

For more information about implementing PCIe interfaces, see [PolarFire Family PCI Express User Guide](#). For more information about implementing other transceiver based interfaces and power supplies, see [PolarFire Family Transceiver User Guide](#).

The PolarFire SoC MPFS250T-FCG1152 device includes:

- Four Transceiver Quads (4 Lanes per Quad) - XCVR\_[3:0].
- The embedded PCIe controller subsystem (PCIESS) is available only within Quad\_0 or XCVR\_0 Lane.

For more information about supported I/O standards, see [PolarFire Family I/O User Guide](#).

### 1.10.1. Reference Clock [\(Ask a Question\)](#)

A transceiver reference clock is delivered to each transmit PLL for transmit functions and to each receiver lane for receive clock data recovery (CDR).

#### 1.10.1.1. Transceiver Reference Clock Requirements [\(Ask a Question\)](#)

The following are requirements for the transceiver reference clock:

- When differential clock input is provided to the reference clock:
  - ODT must be enabled for transceiver reference clock pins.
  - Must be within the range of 20 MHz to 400 MHz.
- Must be within the tolerance range of I/O standards. The reference input buffer is provided and is expected to support these input standards directly without external components on the board. The reference I/O standards such as LVCMOS25, SSTL18, LVDS25, and HCSL25 are supported. For more information, see the “Reference Clock Input Buffer Standards” table in [PolarFire Family Transceiver User Guide](#).

See the *PCI Express Base specification Rev 2.1* for detailed PHY specifications. Also, see the *PCIe Add-in Card Electro-Mechanical (CEM) specifications*.


## 1.11. MIPI Hardware Design Guidelines [\(Ask a Question\)](#)

The following sections discuss the guidelines for MIPI RX and TX interface with PolarFire SoC device.

### 1.11.1. MIPI RX [\(Ask a Question\)](#)

The MIPI RX is supported only in GPIO Bank. The corresponding Bank voltage (VDDI), and VDDAUX voltage must be connected as shown in the following figure.

**Figure 1-9.** MIPI RX Connection



MIPI RX signal connections are as follows:

- Four data and clock must be within one DDR\_Lane.
- Connect the data signals to adjacent DDR\_Lanes, if more than four data signals are available.
- The MIPI RX clock must be connected to a CLKIN pin.


For more information about DDR\_Lane, see [PolarFire SoC Packaging Pin Assignment Table](#).

### 1.11.2. MIPI TX [\(Ask a Question\)](#)

The MIPI Low Power (LP) signals should be connected to a 1.2V GPIO/HSIO Bank supply. High-speed signals should be connected to a 2.5V GPIO Bank supply. Select the HS and LP pins in adjacent pins to minimize the LP stub. The HS data and clock signals should be in one DDR\_Lane. For more information about DDR\_Lane information, see [PolarFire SoC Packaging Pin Assignment Table](#).

The MIPI TX standard can be implemented by using the resistor divider network for Low Power (LP) and High Speed (HS) signals, as shown in the following figure. The resistor values mentioned in the following provide a throughput upto of 1 Gpbs.

Figure 1-10. MIPI TX Connections



**➔ Important:** Run the PDC verification in the Libero SoC tool before moving to layout. To know about MIPI RX electrical characteristics, see [PolarFire SoC Datasheet](#).

For information about the MIPI layout guidelines, see [MIPI](#).

### 1.12. AC and DC Coupling [\(Ask a Question\)](#)

Each transmit channel of a PCIe lane must be AC-coupled to allow link detection. Capacitors used for AC coupling must be external to the device and large enough to avoid excessive low-frequency drops when the data signal contains a long string of consecutive identical bits. For non-PCIe applications, Microchip recommends that a PolarFire SoC device receives inputs that are AC-coupled to prevent common-mode mismatches between devices. Suitable values (for example, 0.1  $\mu\text{F}$ ) for AC-coupling capacitors must be used to maximize link signal quality and must conform to [PolarFire SoC Datasheet](#) electrical specifications.

For lower data rates as per the datasheet, DC coupling is supported by PolarFire SoC Transceiver Tx and Rx interfaces through a configuration option. If a PolarFire SoC transmitter is used to drive a PolarFire SoC receiver in DC-coupled mode, select the lowest common mode settings for the transmitter.

### 1.13. Brownout Detection [\(Ask a Question\)](#)

The PolarFire SoC FPGA functionality is guaranteed only if VDD is above the recommended level specified in the Datasheet. Brownout occurs when VDD drops below the minimum recommended operating voltage. When this occurs, the device operation may not be reliable. The design might continue to malfunction even after the supply is brought back to the recommended values because parts of the device might have lost functionality during brownout.

**➔ Important:** For brownout detection on any PolarFire supply (including VDD, VDD18, and VDD25), use external brownout detection circuits.

## 2. Board Design Checklist [\(Ask a Question\)](#)

This chapter provides a set of hardware board design checks for designing hardware using Microchip PolarFire SoC FPGAs. The checklists provided in this chapter are a high-level summary checklist to assist the design engineers in the design process.

### 2.1. Prerequisites [\(Ask a Question\)](#)

Ensure to go through the following before reading this chapter:

- [Introduction](#)
- [Appendix: General Layout Design Practices](#)

This checklist is intended as a guideline only. The PolarFire SoC family consists of SoC FPGAs ranging from densities of 100K to 400K Logic Elements (LEs).

### 2.2. Design Checklist [\(Ask a Question\)](#)

The following table lists the various checks that design engineers must take care while designing a system.

**Table 2-1.** Design Checklist

Guideline	Yes/No	Remarks
<b>Prerequisites</b>		
– See <a href="#">PolarFire SoC Datasheet</a> .	—	—
– See <a href="#">PolarFire SoC FPGA Packaging and Pin Descriptions User Guide</a> .	—	—
Refer to the board-level schematics of PolarFire SoC Evaluation Kit	—	—
<b>Device Selection</b>		
Check for available device variants for PolarFire SoC FPGA – Select a device based on I/O pin count, transceivers, package, phase-locked loops (PLLs), and speed grade	—	—
Check device errata in <a href="#">PolarFire SoC FPGA Errata</a>	—	—
<b>Design Checklist</b>		
<b>Power Analysis</b>		
Download the <a href="#">PolarFire Power Estimator</a> and check for the power budget. For more information, see <a href="#">PolarFire and PolarFire SoC FPGA Power Estimator User Guide</a> .	—	—
<b>Power Supply Checklist</b>		
See <a href="#">Power Supplies</a> for used power rails. See <a href="#">Unused Power Supply</a> and <a href="#">Figure 1-3</a> for unused rails.	—	—
<b>Decoupling Capacitors</b>		
Strictly implement the PolarFire SoC Decoupling Capacitors as specified in <a href="#">PolarFire SoC Decoupling Capacitors</a> . Device performance and adherence to datasheet specifications depend entirely on these requirements being met without exception. Any deviation from the specified capacitors requires Power Integrity (PI) analysis.	—	—
<b>Clocks</b>		
For more information about dynamic phase shift ports, see Table 4-4 of <a href="#">PolarFire Family Clocking Resources User Guide</a> . The XCVR reference clock ranges from 20 MHz to 400 MHz.	—	—

**Table 2-1.** Design Checklist (continued)

Guideline	Yes/No	Remarks
<p>The global clock network can be driven by any of the following:</p> <ul style="list-style-type: none"> <li>– Preferred clock inputs (CLKIN_z_w)</li> <li>– On-chip oscillators</li> <li>– CCC (PLL/DLL)</li> <li>– XCVR interface clocks</li> </ul> <p>High-Speed I/O Clocks</p> <p>High-speed I/O clock networks can be driven by I/O or CCCs. The high-speed I/O clocks can feed reference clock inputs of adjacent CCCs through hardwired connections.</p> <p><b>CCC</b></p> <p>The CCC can be configured to have a PLL or DLL clock output, driving a high-speed I/O clock network.</p>	—	—
<p>Global buffer (GB) can be driven through the dedicated global I/O, CCC or fabric (regular I/O) routing. The global network is composed of GBs to distribute low-skew clock signals or high-fanout nets.</p> <p>Dedicated global I/O drive the GBs directly and are the primary source for connecting external clock inputs (to minimize the delay) to the internal global clock network.</p> <p>For more information about global clock network, see <a href="#">PolarFire Family Clocking Resources User Guide</a>.</p>	—	—
<b>Reset</b>		
For more information about DEVRST_N and user reset, see <a href="#">Reset</a> .	—	—
<b>DDR Interface</b>		
For more information about DDR routing and topology, see <a href="#">PolarFire Family Memory Controller User Guide</a> .	—	—
<b>Programming and Debugging Scheme</b>		
For programming and debugging information, see <a href="#">Device Programming</a> .	—	—
<b>XCVR</b>		
For more information about XCVR, see <a href="#">PolarFire Family Transceiver User Guide</a> .	—	—
For I/O gearing interfaces, place the clocks and data based on the defined requirements by selecting the correct I/O. For more information about the placement of User I/O, see <a href="#">PolarFire Family I/O User Guide</a> .	—	—
There is one IO_CFG_INTF pin available, which can be used as input.	—	—
See the bank location diagrams in the <a href="#">PolarFire SoC FPGA Packaging and Pin Descriptions User Guide</a> to assess the preliminary placement of major components on PCB.	—	—

## 2.3. Layout Checklist [\(Ask a Question\)](#)

The following table lists the layout checklist.

**Table 2-2.** Layout Checklist

Guideline	Yes/No
<b>Power</b>	
Are the 0402 or lesser size capacitors used for all decoupling capacitors?	—
Is the required copper shape provided to core voltage?	—
Are the required copper shape and sufficient vias provided to voltages?	—
Are VREF planes for the DDRx reference supply isolated from the noisy planes?	—
Is the VTT plane width sufficient?	—
<b>DDR Memories</b>	
Is the length-match recommended by vendor followed for DDR memories?	—
Are the traces with the correct controlled impedance required for DDR memories?	—
<b>XCVR</b>	
Are the length-match recommendations for XCVR followed?	—
Are DC blocking capacitors required for PCIe interface?	—
Is tight-controlled impedance maintained along the XCVR traces?	—
Are differential vias well designed to match XCVR trace impedance?	—
Are DC blocking capacitor pads designed to match XCVR trace impedance?	—
<b>Dielectric Material</b>	
Is proper PCB material selected for critical layers?	—

### 3. Appendix: General Layout Design Practices [\(Ask a Question\)](#)


This chapter provides guidelines for the hardware board layout that incorporates PolarFire SoC devices. The guidelines mentioned in this document act as a supplement to the standard board-level layout practices.

This chapter is intended for readers who are familiar with the PolarFire SoC FPGA chip, experience in digital board layout, and know about line theory and signal integrity.

#### 3.1. Powering Core VDD [\(Ask a Question\)](#)


The PolarFire product family requires the VDD to meet a tight tolerant specification for min/max, per the datasheet. To ensure this is designed correctly, users can use standard regulators placed very close to the device, with good layout practices, so the IR drop of the VDD power rail is very minimal. If the regulator is kept further away and a higher IR drop is suspected (especially with high current consumption), it is a good practice to use a regulator which supports closed loop compensation with sense line detectors to power the VDD. This allows the regulator to compensate for the IR drop being seen by silicon, if the current consumption is high.

**Figure 3-1.** Powering VDD with Standard Regulator



If the regulator is kept further away, the sense lines from the silicon can be fed back to the regulator to compensate for the IR drop by the regulator. This is done by regulators which support closed loop compensation and remote sensing. In this design, the sense lines need to be routed as signal traces back to the regulator. They can be routed as loosely coupled differential transmission lines.

**Figure 3-2.** Powering VDD with Regulator Supporting Closed Loop Compensation with Remote Sensing



**Note:** Always follow the sense line recommendations from the VRM vendors.

### 3.2. MIPI [\(Ask a Question\)](#)


MIPI RX Layout Guidelines:

The data and clock must be matched within 20 mils in PCB.

MIPI TX Layout Guidelines:

As shown in [Figure 3-3](#), the LP and HS resistors must be close to the PolarFire SoC device pin. The HS signals should be routed to LP resistors to minimize the LP signals PCB stub length. The LP signals stub should be less than 500 mils. The data lane and clock should be length matched within 20 mils. Eight inches are the maximum length supported.

**Figure 3-3.** MIPI TX Layout



### 3.3. Transceiver [\(Ask a Question\)](#)

Transceivers are high-speed serial connectivity with built-in, multi-gigabit, and multi-protocol transceivers from 250 Mbps to 12.7 Gbps. For these transceiver-based interfaces, the system designer must be familiar with the industry specifications, transceivers technology, or RF/microwave PCB design. However, the PCB design can be evaluated by a knowledgeable high-speed digital PCB designer.

#### 3.3.1. Layout Considerations [\(Ask a Question\)](#)

This section describes differential traces and skew matching, which must be taken care while designing the PCB layout.

##### 3.3.1.1. Differential Traces [\(Ask a Question\)](#)

A well-designed differential trace must have the following qualities:

- No mismatch in impedance
- Insertion loss and return loss
- Skew within the differential traces

The following points must be considered while routing the high-speed differential traces to meet the previous qualities.


- The traces should be routed with tight length matching (skew) within differential traces. Asymmetry in length causes conversion of differential signals in Common mode signals.
- The differential pair should be routed such that the skew within differential pairs is less than 5 mils. The length match should be used by matching techniques.

### 3.3.1.2. Skew Matching [\(Ask a Question\)](#)

The length of differential lanes should be matched within the TX and RX group. This applies only to specific protocols such as XAUI.

The following figure shows the skew matching.

**Figure 3-4. Skew Matching**



Differential pairs should be routed symmetrically in-to and out of structures, as shown in the following figure.

**Figure 3-5. Example of Asymmetric and Symmetric Differential Pairs Structure**



Skin effect dominates as the speed increases. To reduce the skin effect, the width of the trace must be increased (loosely coupled differential traces). Increase in trace width causes increase in dielectric losses. To minimize dielectric loss, use low dissipation factor (DF) PCB materials such as Nelco 4000-13EP SI. Cost is significantly higher than FR4 PCB material, but FR4 PCB material cannot provide increased eye-opening when longer trace interconnections are required. Ensure that a 85 - 100  $\Omega$  differential impedance is maintained. This is an important guideline to be followed if the data rate is 5 Gbps or higher.

Far end crosstalk is eliminated by using stripline routing. However, this type of routing in stripline causes more dielectric loss. In order to minimize dielectric loss, it is better to route as a microstrip if there is enough space between differential pairs (>4 times the width of the conductor). Simulations are recommended to see the best possible routing.


Instruct the fabrication vendor to use these PCB materials before manufacturing.

Transceiver traces must be kept away from the aggressive nets or clock traces. For example, on MPF300 devices, the transceiver and DDR traces should not be adjacent to each other. Trace stubs must be avoided.

It is recommended to use low roughness, that is, smooth copper. As the speed increases, insertion loss due to the copper roughness increases. The attenuation due to skin effect is increased proportional to the square root of frequency. Microchip recommends instructing the PCB fabrication house to use smooth copper, if the frequency exceeds 2 Gbps.

Split reference planes should be avoided. Ground planes must be used for reference for all transceiver lanes.


**Figure 3-6.** Ground Planes for Reference



### 3.3.1.3. Via [\(Ask a Question\)](#)


The target impedance of vias is designed by adjusting the pad clearance (anti-pad size). Field solver should be used to optimize the via according to the stack-up.

**Figure 3-7.** Via Illustration




- Many vias on different traces should be avoided or minimized as much as possible.
- The length of via stubs should be minimized by back-drilling the vias, routing signals from the near-top to the near-bottom layer, or using blind or buried vias. Using blind vias and back drilling are good methods to eliminate via stubs and reduce reflections.
- If feasible, non-functional pads should be removed. Non-functional pads on-via are the pads where no trace is connected. This reduces the via capacitance and stub effect of pads.

**Figure 3-8.** Non-Functional Pads of Via




Using tight via-to-via pitches helps reducing the effect of crosstalk, as shown in the following figure.

**Figure 3-9.** Via-to-Via Pitch




Symmetrical ground vias (return vias) should be used to reduce discontinuity for Common mode signal components, as shown in the following figure. Common mode of part of the signal requires continuous return path for TX and RX to GND. Return vias help maintain the continuity.

**Figure 3-10.** GND Via or Return Via

### 3.3.2. DC Blocking Capacitors [\(Ask a Question\)](#)

The plane underneath the pads of DC blocking capacitors should be removed, as shown in the following figure, to match the impedance of the pad to  $50\Omega$ .

**Figure 3-11.** Capacitor Pad Reference Plane

## 4. Revision History (Ask a Question)

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the current publication.

Revision	Date	Description
H	06/2026	<p>The following is a summary of changes made in this revision:</p> <ul style="list-style-type: none"> <li>Made the following updates in <a href="#">PolarFire SoC Decoupling Capacitors</a>: <ul style="list-style-type: none"> <li>Added "MPFS025TS" to the table title of <a href="#">Table 1-4</a> as the same decoupling capacitors are required for MPFS025TS-FCVG484.</li> <li>Removed "MPFS025TS" from <a href="#">Table 1-6</a> as the FCVG784 package does not support the MPFS025TS device.</li> </ul> </li> <li>Added a <a href="#">note</a> to the <a href="#">I/O Glitch</a> section.</li> </ul>
G	03/2026	<p>The following is a summary of changes made in this revision:</p> <ul style="list-style-type: none"> <li>The following changes were made in the <a href="#">Power Supplies</a> section: <ul style="list-style-type: none"> <li>Added a <a href="#">note</a> for VDDIO (MSS DDR Bank 6) and XCVR_VREF under <a href="#">Figure 1-1</a>.</li> <li>Updated a <a href="#">note</a> to update the supply requirement information for <a href="#">VDDA</a>, <a href="#">VDD</a>, and <a href="#">VDDI5</a> and to add a <a href="#">footnote</a> for VDDI3 .</li> <li>Updated a <a href="#">note</a> to update the information on VDD, VDD18, and VDD25 monotonic ramp by clearly stating the monotonic ramp of these power supplies must be followed strictly.</li> </ul> </li> <li>The following changes were made in the <a href="#">PolarFire SoC Decoupling Capacitors</a> section: <ul style="list-style-type: none"> <li>Updated the introductory paragraph to clearly state that the decoupling capacitors list must be followed strictly.</li> <li>Updated the information on the guidelines to use alternative decoupling capacitor parts other than those listed in <a href="#">Table 1-8</a>.</li> </ul> </li> <li>Added a <a href="#">note</a> in the <a href="#">User I/O</a> section to cross-reference the <a href="#">Cold Sparing</a> section.</li> <li>Made the following changes in the <a href="#">Cold Sparing</a> section: <ul style="list-style-type: none"> <li>Added cold sparing recommendations on GPIOs.</li> <li>Updated the supply connection of VDDI3 in <a href="#">Figure 1-4</a>.</li> </ul> </li> <li>Updated the <a href="#">DDR Interface Requirements</a> section.</li> <li>Updated the <a href="#">Table 2-1</a> in the <a href="#">Design Checklist</a> section for decoupling capacitors.</li> <li>Updated the <a href="#">Table 2-2</a> in the <a href="#">Layout Checklist</a> section for DDR memories.</li> <li>Added the <a href="#">Powering Core VDD</a> section.</li> </ul>
F	08/2024	<p>The following is a summary of changes made in this revision.</p> <ul style="list-style-type: none"> <li>Following changes have been made in <a href="#">Table 1-8</a>: <ul style="list-style-type: none"> <li>Updated the decoupling capacitor part number for 2.2 nF.</li> <li>Added the decoupling capacitor part numbers for 1 <math>\mu</math>F and 47 nF.</li> </ul> </li> <li>Added a <a href="#">note</a> under <a href="#">Table 1-1</a> to clarify the VDDI5 power-up sequence.</li> <li>Removed instances of SPI_EN and IO_CFG_INTF pins from <a href="#">Figure 1-6</a> in <a href="#">JTAG Programming</a> section as they are not used during JTAG programming.</li> <li>Updated <a href="#">Brownout Detection</a> for a note related to the brownout detection on any PolarFire supply.</li> </ul>

## Revision History (continued)

Revision	Date	Description
E	11/2023	<p>The following is a summary of changes made in this revision.</p> <ul style="list-style-type: none"> <li>Updated <a href="#">Figure 1-1</a> and <a href="#">Figure 1-3</a> by changing the power supply name from “VDDIO (MSS SGMII Bank 5)” to “VDDI5”.</li> <li>Revised information regarding the VDDI5 power supply. See <a href="#">Table 1-1</a>.</li> <li>Changed the number of 47 <math>\mu</math>F decoupling capacitors to be used for VDDA25 in <a href="#">Table 1-5</a>.</li> <li>Updated <a href="#">Figure 1-2</a> by changing the power supply name from “VDDI Bank 5 (MSS SGMII)” to “VDDI5”.</li> <li>Revised a note about GPIO glitch during JTAG programming. See <a href="#">I/O Glitch</a>.</li> <li>Substituted <a href="#">Figure 1-5</a> with a high-quality image.</li> </ul>
D	10/2023	<p>The following is a summary of changes made in this revision.</p> <ul style="list-style-type: none"> <li>Updated <a href="#">Power Supplies</a> as follows: <ul style="list-style-type: none"> <li>Added information about target impedance.</li> <li>Updated <a href="#">Figure 1-1</a> by adding operating voltage 1.1V to VDDIO (MSS DDR Bank 6).</li> <li>Added a note describing that the 1.1V operating voltage for VDDIO (MSS DDR Bank 6) is for the LPDDR4 support. Also, added a link to <a href="#">PolarFire Family Memory Controller User Guide</a>.</li> </ul> </li> <li>Updated <a href="#">PolarFire SoC Decoupling Capacitors</a> as follows: <ul style="list-style-type: none"> <li>Added power supply decoupling capacitor details for MPFS460TS - FCG1152 and MPFS095TS/MPFS025TS - FCS325 devices.</li> <li>Updated the power supply decoupling capacitor details for MPFS250TS/MPFS160TS/MPFS095TS - FCG1152, FCSG536, FCVG484, and FCVG784 devices.</li> </ul> </li> <li>Added a note about GPIO glitch during JTAG programming. See <a href="#">I/O Glitch</a>.</li> <li>Replaced “VDDSREF” with “VDD_XCVR_CLK” throughout all the decoupling capacitors tables in <a href="#">PolarFire SoC Decoupling Capacitors</a>.</li> <li>Added <a href="#">Table 1-5</a> and <a href="#">Table 1-6</a>.</li> <li>Updated the unused condition of VDDI Bank 5 (MSS SGMII) to 2.5/3.3V in <a href="#">Figure 1-2</a>.</li> </ul>
C	05/2022	<p>The following is a summary of changes made in this revision.</p> <ul style="list-style-type: none"> <li>In <a href="#">Power Supplies</a>, added a note about power sequencing requirement for I/O calibration.</li> <li>Updated <a href="#">I/O Glitch</a>.</li> <li>Updated <a href="#">Clocks</a> to highlight regional clock implications while migrating designs to different device sizes.</li> <li>Updated <a href="#">Figure 1-9</a>.</li> <li>Added a note about hot socketing exceptions in <a href="#">Hot Socketing (GPIO Only)</a>.</li> <li>Added link to PPAT in <a href="#">Clocks</a> for preferred clock inputs connectivity to PLLs, DLLs, and global clock network.</li> <li>Enabled ‘Ask A Question’ hyperlink for each section in the document.</li> </ul>
B	10/2021	<p>The following is a summary of changes made in this revision.</p> <ul style="list-style-type: none"> <li>Updated <a href="#">Table 1-9</a> for power-up and power-down sequencing requirements for mitigating I/O glitch.</li> <li>Added recommended 1 nF, 2.2 nF, 10 nF, and 0.1 <math>\mu</math>F decoupling capacitors of the 0402 size for the 1 mm package. See <a href="#">Table 1-8</a>.</li> <li>Added more information in new footnotes for VDD and VDDA in <a href="#">Table 1-1</a>.</li> <li>Added footnotes for all decoupling capacitor tables in <a href="#">PolarFire SoC Decoupling Capacitors</a> to specify the objective of decoupling capacitors.</li> </ul>

## Revision History (continued)

Revision	Date	Description
A	01/2021	The following is a summary of changes made in this revision. <ul style="list-style-type: none"><li>• Updated <a href="#">1.2 I/O Glitch</a>.</li><li>• Updated <a href="#">1.1.2 Unused Power Supply</a>.</li><li>• Migrated this document from Microsemi format to Microchip format. Document number is changed from 50200901 to DS60001681A</li></ul>
1.0	—	The first publication of this document.

## Microchip FPGA Support

Microchip FPGA products group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, and worldwide sales offices. Customers are suggested to visit Microchip online resources prior to contacting support as it is very likely that their queries have been already answered.

Contact Technical Support Center through the website at [www.microchip.com/support](http://www.microchip.com/support). Mention the FPGA Device Part number, select appropriate case category, and upload design files while creating a technical support case.

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

- From North America, call **800.262.1060**
- From the rest of the world, call **650.318.4460**
- Fax, from anywhere in the world, **650.318.8044**

# Microchip Information

## Trademarks

The “Microchip” name and logo, the “M” logo, and other names, logos, and brands are registered and unregistered trademarks of Microchip Technology Incorporated or its affiliates and/or subsidiaries in the United States and/or other countries (“Microchip Trademarks”). Information regarding Microchip Trademarks can be found at <https://www.microchip.com/en-us/about/legal-information/microchip-trademarks>.

## Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at [www.microchip.com/en-us/support/design-help/client-support-services](http://www.microchip.com/en-us/support/design-help/client-support-services).

THIS INFORMATION IS PROVIDED BY MICROCHIP “AS IS”. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP’S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

## Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip products are strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.