

Introduction [\(Ask a Question\)](#)

This document provides comprehensive information for developers and engineers about programming Microchip's PolarFire® family FPGA devices. This guide provides detailed instructions on the programming process, including bitstream generation, supported programming modes and how to use them, and programming the external SPI flash.

Microchip's PolarFire® family consists of the following FPGA devices.

- PolarFire FPGAs** Microchip's PolarFire® FPGAs are the fifth-generation family of non-volatile FPGA devices, built on state-of-the-art 28 nm non-volatile process technology. PolarFire FPGAs deliver the lowest power at mid-range densities. PolarFire FPGAs lower the cost of mid-range FPGAs by integrating the industry's lowest power FPGA fabric, lowest power 12.7 Gbps transceiver lane, built-in low power dual PCI Express Gen2 (EP/RP), and, on select data security (S) devices, an integrated low-power crypto co-processor.
- PolarFire SoC FPGAs** Microchip's PolarFire SoC FPGAs are the fifth-generation family of non-volatile SoC FPGA devices, built on state-of-the-art 28 nm non-volatile process technology. The PolarFire SoC family offers the industry's first RISC-V®-based SoC FPGAs capable of running Linux®. It combines a powerful 64-bit, 5x core RISC-V Microprocessor Subsystem (MSS), based on SiFive's U54-MC family, with the PolarFire FPGA fabric in a single device.
- RT PolarFire FPGAs** Microchip's RT PolarFire FPGAs combine our 60 years of spaceflight heritage with the industry's lowest-power PolarFire FPGA family to enable new capabilities for space and mission-critical applications. The RT PolarFire FPGA family includes RTPF500T, RTPF500TL, RTPF500TS, RTPF500TLS, RTPF500ZT, RTPF500ZTL, RTPF500ZTS, and RTPF500ZTLS devices.
- RT PolarFire SoC FPGAs** Designed to enable high-performance data processing, our radiation-tolerant PolarFire SoC FPGA is the industry's first embedded, real-time, Linux-capable, RISC-V-based Microprocessor Subsystem (MSS) on the flight-proven RT PolarFire FPGA fabric. With our extensive Mi-V ecosystem, designers can develop lower-power solutions for the challenging thermal environments seen in space. RT PolarFire SoC FPGA family includes RTPFS160ZT, RTPFS160ZTL, RTPFS160ZTS, RTPFS160ZTLS, RTPFS460ZT, RTPFS460ZTL, RTPFS460ZTS, and RTPFS460ZTLS devices.

PolarFire family FPGAs offer a variety of programming options for diverse end-user applications. The following table lists the components that are programmable in the PolarFire family.

Table 1. Programming Components

Components	PolarFire FPGA (MPF)	PolarFire SoC FPGA (MPFS)	RT PolarFire FPGA (RTPF)	RT PolarFire SoC FPGA (RTPFS)
FPGA fabric	✓	✓	✓	✓
Secure Non-Volatile Memory (sNVM)	✓	✓	✓	✓
Embedded Non-Volatile Memory (eNVM)	—	✓	—	✓
User security settings (keys, passcodes, and locks)	✓	✓	✓	✓


All device families can be programmed using the on-chip system controller through its dedicated JTAG or SPI interface. Based on the interface used, the following three programming modes are supported:

- JTAG
- SPI master
- SPI slave

In JTAG and SPI slave programming modes, the device can be programmed either using an external master, such as a microprocessor or a Microchip FlashPro programmer (version 5 or later). The external master fetches the programming data (bitstream) from an external memory.


In SPI master programming mode, the system controller acts as the master and fetches the bitstream from an external SPI flash memory to program the device. This mode supports two programming features—Auto Update and In-Application Programming (IAP). In auto update, the device reprograms itself on power up, and in IAP, the device is programmed when the user application initiates programming. The following figure shows the programming modes.

Figure 1. Programming Modes



The following block diagram shows the device programming modes and the associated interfaces.

Figure 2. Device Programming Modes and Interfaces



¹ Applicable for PolarFire SoC and RT PolarFire SoC FPGA only.

Note: When the device is used in System Controller Suspend mode, device programming is disabled to protect the device from unintended programming because of single event upsets. After device initialization, the system controller is held in reset state and cannot provide system services such as security, IAP, or auto update programming. During this time, only Power-up or DEVRST_N initiated auto-update is available. After the device exits System Controller Suspend mode, JTAG and SPI Slave programming modes are available.

References (Ask a Question)

- For information about sNVM, eNVM, and security settings, see [PolarFire Family FPGA Security User Guide](#).
- For information about programming cycle count, see [PolarFire Family System Services User Guide](#).
- For information about design initialization, see [PolarFire Family Power-Up and Resets User Guide](#).
- For information about power supply requirements and filtering capacitors, see respective [UG0726: PolarFire FPGA Board Design User Guide](#) or [PolarFire SoC Board Design Guidelines User Guide](#).
- For information about using Libero® SoC for PolarFire family, see [Libero SoC Documentation](#).
- For information about MSS, see [PolarFire SoC FPGA MSS Technical Reference Manual](#).

Table of Contents

Introduction.....	1
References.....	4
1. Bitstream Generation.....	7
1.1. Bitstream Generation Flow.....	7
1.2. Adding sNVM Data to the Bitstream.....	8
1.3. Adding eNVM Data to the Bitstream (For PolarFire SoC and RT PolarFire SoC FPGA Only).....	8
1.4. Adding User Security Settings to Bitstream.....	9
1.5. Configuring Bitstream Components.....	12
1.6. Programming File Size.....	14
2. Device Programming Flow.....	18
2.1. Programming Time.....	20
3. Programming Modes.....	21
3.1. JTAG Programming.....	21
3.2. JTAG Programming Using ChipPro Solution.....	25
3.3. SPI Slave Programming.....	25
3.4. SPI Master Programming.....	28
4. In-Flight Reprogramming.....	48
4.1. In-Flight Reprogramming Guidance.....	48
4.2. In-Flight Reprogramming Sequence using JTAG with DirectC.....	48
4.3. In-Flight Reprogramming using JTAG with DirectC Solutions.....	49
4.4. In-Flight Reprogramming using IAP or Auto Update.....	50
5. Bypassing the Back Level Protection.....	51
5.1. Bypass Back Level Protection Use Case.....	53
6. I/O States During Programming.....	54
7. Fabric and MSS State During Programming.....	56
8. Programming Recommendations.....	57
9. Brownout During Programming.....	58
10. Zeroization.....	59
11. Programming the External SPI Flash.....	60
11.1. Supported SPI Flash Devices.....	60
11.2. SPI Directory.....	60
11.3. Use Models for Programming SPI Flash.....	62
12. System Controller Suspend Mode.....	68
12.1. SC_STATUS.....	69
13. Appendix: Error Codes.....	72
14. Revision History.....	74

Microchip FPGA Support..... 79

Microchip Information..... 80

 Trademarks..... 80

 Legal Notice..... 80

 Microchip Devices Code Protection Feature..... 80

1. Bitstream Generation [\(Ask a Question\)](#)

The Libero[®] SoC design suite generates the programming bitstream required for various programming modes. Depending on the requirement, the programming bitstream may contain one or more of the following components:

- FPGA fabric logic
- sNVM data
- eNVM data (for PolarFire SoC and RT PolarFire SoC FPGA only)
- User security settings

The following table lists the programming interfaces used in various programming modes and the associated bitstream formats.


Table 1-1. Programming Interfaces and Bitstream Formats in PolarFire Family

Programming Mode	Interface	Master	Bitstream Format
JTAG programming	System controller's dedicated JTAG	FlashPro programmer	STP/JOB
JTAG programming	System controller's dedicated JTAG	External microprocessor	DAT
JTAG programming	System controller's dedicated JTAG	ChipPro solution using FlashPro6	STAPL
SPI slave programming	System controller's dedicated SPI	FlashPro programmer	DAT
SPI slave programming	System controller's dedicated SPI	External microprocessor	DAT
SPI master programming	System controller's dedicated SPI	System controller	SPI

1.1. Bitstream Generation Flow [\(Ask a Question\)](#)

The following figure shows where the bitstream is generated in the Libero SoC.

Figure 1-1. Bitstream Generation in Libero[®] Design Flow




1.2. Adding sNVM Data to the Bitstream [\(Ask a Question\)](#)

The sNVM is a user non-volatile flash memory that can be programmed independently. Each device has 56 KB of sNVM.

To add multiple sNVM data clients to the bitstream in Libero SoC, go to **Design Flow > Program Design > Configure Design Initialization Data and Memories**, as shown in the following figure.

Figure 1-2. Design and Memory Initialization




➔ Important: In PolarFire and PolarFire SoC devices, when internal RAMs are initialized from sNVM, the Design and Memory Initialization configurator limits the available sNVM size from 56 KB depending on the internal RAM size. This is due to user data initialization overheads and the physical structure of the logical RAMs, which are mapped to physical blocks. If sNVM is initialized for user data storage, 56 KB of sNVM is available.

1.3. Adding eNVM Data to the Bitstream (For PolarFire SoC and RT PolarFire SoC FPGA Only) [\(Ask a Question\)](#)

The eNVM is a user non-volatile flash memory that can be programmed independently. Each device has 128 KB of eNVM.

To add multiple eNVM data clients to the bitstream in Libero SoC, go to **Design Flow > Program Design > Configure Design Initialization Data and Memories**, as shown in the following figure.

Figure 1-3. Design and Memory Initialization




1.4. Adding User Security Settings to Bitstream [\(Ask a Question\)](#)

All device families are provisioned with a set of unique factory keys. In addition, the end users can also enroll their own security keys, thus providing complete independence from using Microchip-provided keys. The user encryption key1 (UEK1) and user encryption key2 (UEK2) are user-defined AES-2 symmetric keys. Either of these keys can be used as the root key for encrypting and decrypting bitstreams, and to authenticate them.

To add user security settings in the bitstream:


1. In Libero SoC, go to **Design Flow > Program Design > Configure Security > Custom security options**, as shown in the following figure.

Figure 1-4. Configure Security—Custom Security Options



2. Click **Next** to modify Update policy. The Configure Security wizard appears as shown in the following figure.


Figure 1-5. Configure Security Wizard—Update Policy



If **Back Level protection** is enabled, the **Back Level version** must be lower than the version of the design being programmed. For more information about the fields, click **Help**. The back-level version value restricts the design version that the device accepts as an update. Only (new) programming bitstreams with a Design Version strictly greater than the current Back Level Version previously stored in the device are allowed for programming. Back-level protection is secured by FlashLock/UPK1, which can be bypassed. The back level version and design version can be modified in the configure programming options tool. For more information about sNVM and security settings, see [PolarFire FPGA and PolarFire SoC FPGA Security User Guide](#).

The following figure shows the configuration of programming options.

Figure 1-6. Configure Programming Options



For more information about the bypass back level protection, see [Bypass Back Level Protection Use Case](#).

1.5. Configuring Bitstream Components [\(Ask a Question\)](#)

To configure security settings and bitstream components such as fabric, sNVM, and eNVM (for PolarFire SoC and RT PolarFire SoC FPGA only), follow these steps:

In Libero SoC, go to **Design Flow > Program Design > Program Design**.

1. Right-click **Generate Bitstream** and select **Configure Options...**
2. The **Configure Bitstream** window opens.
3. Select **Custom security, Fabric, sNVM, and eNVM** (for PolarFire SoC and RT PolarFire SoC FPGA only).
4. Click **OK**.

Figure 1-7. PolarFire[®] and RT PolarFire FPGA Configure Bitstream Window





Figure 1-8. PolarFire[®] SoC and RT PolarFire SoC FPGA Configure Bitstream Window



To export bitstream files, go to **Design Flow > Handoff Design for Production > Export Bitstream**.

➔ Important: In the case of RT PolarFire FPGA devices, the Security-only bitstream must be programmed only on erased or blank devices. If the security bitstream is used to program a previously programmed FPGA, it disables the FPGA array. The fabric must be re-programmed to enable it.

1.6. Programming File Size [\(Ask a Question\)](#)

Programming files are encrypted with factory key or user key. So, the file (.dat or .spi) cannot be compressed to reduce the file size. The following table lists the PolarFire FPGA programming file sizes when custom security is disabled.

Table 1-2. PolarFire FPGA Programming Files Sizes—Custom Security Disabled

		PolarFire [®] FPGA				
		MPF050	MPF100	MPF200	MPF300	MPF500
Fabric and sNVM	JOB	2113 KB	4482 KB	7742 KB	11896 KB	18895 KB
	STAPL	2668 KB	5599 KB	9625 KB	14788 KB	23460 KB
	DAT	1645 KB	3497 KB	6043 KB	9307 KB	14789 KB
	SPI	1643 KB	3496 KB	6041 KB	9305 KB	14788 KB

The following tables list the PolarFire FPGA programming file sizes when custom security is enabled.

Table 1-3. PolarFire FPGA Programming Files Sizes—Custom Security Enabled

			PolarFire [®] FPGA				
			MPF050	MPF100	MPF200	MPF300	MPF500
Custom Security, Fabric, and sNVM	JOB	Master File	2119 KB	4487 KB	7747 KB	11901 KB	18902 KB
		UEK1/UEK2	2113 KB	4482 KB	7742 KB	11896 KB	18894 KB
	STAPL	Master File	2677 KB	5608 KB	9634 KB	14796 KB	23469 KB
		UEK1/UEK2	2669 KB	5600 KB	9626 KB	14788 KB	23460 KB
	DAT	Master File	1650 KB	3502 KB	6047 KB	9312 KB	14794 KB
		UEK1/UEK2	1645 KB	3497 KB	6043 KB	9307 KB	14789 KB
	SPI	Master File	NA	NA	NA	NA	NA
		UEK1/UEK2	1643 KB	3496 KB	6041 KB	9305 KB	14788 KB
Custom Security	JOB	Master File	16 KB	16 KB	16 KB	16 KB	16 KB
	STAPL	Master File	84 KB	84 KB	84 KB	84 KB	84 KB
	DAT	Master File	8 KB	8 KB	8 KB	8 KB	8 KB

For example, MPF200 programming file size (SPI) that contains Security, Fabric, and sNVM is 6041 Kbytes or ~ 6 MB. The following table lists examples of external SPI Flash memory densities that are required based on the number of programming images stored.

Table 1-4. PolarFire FPGA—Approximate External SPI Flash Memory Size

Number of Images	External SPI Flash Size
1	6 MB
2	12 MB
3	18 MB
4	24 MB

The following table lists the PolarFire SoC FPGA programming file sizes when custom security is disabled.

Table 1-5. PolarFire SoC FPGA Programming Files Sizes—Custom Security Disabled

		PolarFire® SoC FPGA				
		MPFS025T	MPFS095T	MPFS160T	MPFS250T	MPFS460T
Fabric, sNVM, and eNVM	JOB	3040 KB	5820 KB	8453 KB	12039 KB	20022 KB
	STAPL	3810 KB	7264 KB	10523 KB	14966 KB	24865 KB
	DAT	2365 KB	4549 KB	6609 KB	9418 KB	15674 KB
	SPI	2361 KB	4545 KB	6605 KB	9414 KB	15670 KB

The following tables list the PolarFire SoC FPGA programming file sizes when custom security is enabled.

Table 1-6. PolarFire SoC FPGA Programming Files Sizes—Custom Security Enabled

			PolarFire® SoC FPGA				
			MPFS025T	MPFS095T	MPFS160T	MPFS250T	MPFS460T
Custom Security, Fabric, sNVM, and eNVM	JOB	Master File	3040 KB	5820 KB	8452 KB	12038 KB	20023 KB
		UEK1/UEK2	3040 KB	5820 KB	8452 KB	12037 KB	20022 KB
	STAPL	Master File	3811 KB	7266 KB	10525 KB	14968 KB	24866 KB
		UEK1/UEK2	3810 KB	7264 KB	10523 KB	14967 KB	24865 KB
	DAT	Master File	2365 KB	4549 KB	6609 KB	9418 KB	15674 KB
		UEK1/UEK2	2365 KB	4549 KB	6609 KB	9418 KB	15674 KB
	SPI	Master File	NA	NA	NA	NA	NA
		UEK1/UEK2	2361 KB	4545 KB	6605 KB	9414 KB	15670 KB
Custom Security	JOB	Master File	15 KB	15 KB	16 KB	16 KB	18 KB
	STAPL	Master File	85 KB	85 KB	85 KB	86 KB	87 KB
	DAT	Master File	8 KB	8 KB	8 KB	8 KB	8 KB

The following table lists the RT PolarFire programming file sizes when custom security is disabled.

Table 1-7. RT PolarFire FPGA Programming Files Sizes—Custom Security Disabled

		RT PolarFire FPGA
		RTPF500
Fabric and sNVM	STAPL	23446 KB
	DAT	14780 KB
	SPI	14776 KB

The following table lists the RT PolarFire programming file sizes when custom security is enabled.

Table 1-8. RT PolarFire FPGA Programming Files Sizes—Custom Security Enabled

			RT PolarFire FPGA
			RTPF500
Custom Security, Fabric, and sNVM	STAPL	Master File	23446 KB
		UEK1/UEK2	23439 KB
	DAT	Master File	14780 KB
		UEK1/UEK2	14775 KB
	SPI	Master File	14776 KB
		UEK1/UEK2	14773 KB

Table 1-8. RT PolarFire FPGA Programming Files Sizes—Custom Security Enabled (continued)

			RT PolarFire FPGA
			RTPF500
Custom Security	STAPL	NA	87 KB
	DAT	NA	8 KB
	SPI	NA	4 KB

The following table lists the RT PolarFire SoC programming file sizes when custom security is disabled.

Table 1-9. RT PolarFire SoC FPGA Programming Files Sizes—Custom Security Disabled

		RT PolarFire SoC FPGA	
		RTPFS160ZT	RTPFS460ZT
Fabric, sNVM and eNVM	JOB	8440 KB	20010 KB
	STAPL	10509 KB	24851 KB
	DAT	6600 KB	15666 KB
	SPI	6596 KB	15662 KB

The following table lists the RT PolarFire SoC programming file sizes when custom security is enabled.

Table 1-10. RT PolarFire SoC FPGA Programming Files Sizes—Custom Security Enabled

			RT PolarFire SoC FPGA	
			RTPFS160ZT	RTPFS460ZT
Custom security, Fabric, sNVM and eNVM	JOB	Master File	8439 KB	20010 KB
		UEK1/UEK2	8439 KB	20010 KB
	STAPL	Master File	10512 KB	24852 KB
		UEK1/UEK2	10510 KB	24851 KB
	DAT	Master File	6600 KB	15666 KB
		UEK1/UEK2	6600 KB	15666 KB
	SPI	Master File	NA	NA
		UEK1/UEK2	6596 KB	15662 KB
Master file with Custom Security only	JOB	NA	16 KB	16 KB
	STAPL	NA	89 KB	90 KB
	DAT	NA	8 KB	8 KB



Important: Master SPI file cannot be used for SPI bitstream clients and Libero will not generate the same.

Custom Security is always programmed in the Master file. The master bitstream file is used to program the FPGA at a trusted facility.

Bitstream file encrypted with UEK1 or UEK2 are used to program at an untrusted facility or for a Broadcast field update to ensure that the intellectual property contained within the bitstream is not exposed. The Security-only programming must be performed only on erased or new devices. If performed on a device with fabric programmed, the fabric is disabled after performing security-only programming. You must reprogram the fabric to re-enable it. For more information about the Security-only programming, refer to [Libero SoC Documentation](#).

When a programming bitstream is exported by Libero SoC, digests of the selected components is printed in the Libero SoC log window and saved in a log file under the `/export` folder. These digests


can be used to verify whether intended bitstream was used during programming or not. For more information, see the "Digest" section of the [PolarFire Family FPGA Security User Guide](#).

2. Device Programming Flow [\(Ask a Question\)](#)

The device programming flow starts when the system controller receives or initiates device programming and ends when the bitstream data are fully transferred and verified. The system controller fetches the bitstream data block-by-block to program the device. Authentication of the bitstream and verification of the programmed contents are part of the programming flow. The security settings are enabled either after erasing the device contents or on completion of device programming. On successful completion of programming, the system controller resets the device to run the programmed design. This programming flow is common to all the programming modes.

The following figure summarizes the device programming flow.

Figure 2-1. Programming Flow



* Applicable for PolarFire® SoC and RT PolarFire SoC FPGA only

** When bitstream is configured using **Generate Bitstream** in the Libero® SoC Design Flow, enable **Sanitize all sNVM/eNVM pages in Erase action**. This ensures sNVMs/eNVMs are erased when device is programmed.



Important: Programming cycle count is incremented for both programming and erase operations, as erase is internally a programming scheme. For more information about programming cycle count, see the [PolarFire FPGA and PolarFire SoC FPGA System Services User Guide](#).

2.1. Programming Time [\(Ask a Question\)](#)

Programming time is the time taken to erase the existing contents of the device, process bitstream data, program the device, and verify the programmed contents. The programmed content is verified as the next block of data is loaded for programming. The simultaneous programming and verification mechanism considerably reduces the total programming time.

The total programming time of PolarFire, PolarFire SoC, and RT PolarFire SoC device families is less than 60 seconds. The total JTAG programming time of RT PolarFire FPGA is less than 147 seconds. For information about programming time for specific devices and programming modes, see [PolarFire FPGA Datasheet](#), [PolarFire SoC FPGA Datasheet](#), or [RT PolarFire FPGA Datasheet](#).

3. Programming Modes [\(Ask a Question\)](#)

This section describes the three programming modes in detail.

3.1. JTAG Programming [\(Ask a Question\)](#)

All device families have a built-in JTAG controller that is compliant with the IEEE® 1149.1 and IEEE 1532 standards. The JTAG controller communicates with the system controller using a command register that sends the JTAG instruction to be executed and a 128-bit data buffer that transfers any associated data.

3.1.1. JTAG Programming Interface [\(Ask a Question\)](#)

In the PolarFire family FPGA, the JTAG pins are located in a dedicated I/O bank 3. For information about the I/O states during JTAG programming, see [I/O States During Programming](#).


The JTAG bank voltages can be set to operate at 1.8V, 2.5V, or 3.3V. The following table lists the JTAG pins.

Table 3-1. JTAG Pins

Pin Name	Direction	Weak Pull-Up/Unused Condition	Description
TMS	Input	Yes/DNC	JTAG test mode select.
TRSTB	Input	Yes ¹	JTAG test reset. Must be held low during device operation.
TDI	Input	Yes/DNC	JTAG test data in. In ATPG or test mode, when using a 4-bit tdi bus, this I/O is used as tdi[0].
TCK	Input	No ²	JTAG test clock.
TDO	Output	No/DNC	JTAG test data out.

Important:


1. If TRSTB is unused and the System Controller is in suspend mode, either an external 1 kΩ pull-down resistor must be connected to it to override the weak internal pull-up or it must be driven low from the external source.
2. In unused condition, must be connected to VSS through a 10 kΩ resistor.

 **Important:** A glitch can occur on GPIO pins during JTAG programming if power is disrupted. The glitch can be mitigated by powering down VDDI before VDDAUX, VDD, and VDDI3.

3.1.2. JTAG Timing [\(Ask a Question\)](#)

Proper operation of JTAG programming depends on the timing relationship between JTAG pins, as shown in the following figure. For recommended timing values, see JTAG switching characteristics in [PolarFire FPGA Datasheet](#), [PolarFire SoC FPGA Datasheet](#), or [RT PolarFire FPGA Datasheet](#).

Figure 3-1. JTAG Signals Timing Diagram




3.1.3. JTAG Programming Using FlashPro Programmer [\(Ask a Question\)](#)

Microchip FlashPro programmer (version 5 or later) can be used to program the PolarFire family FPGAs through the dedicated JTAG interface. This can be done either using the Libero SoC or a standalone FlashPro Express.

The FlashPro programmer connects to the device via a 10-pin programming header using a FlashPro cable (10-pin ribbon), as shown in the following figure.

Figure 3-2. JTAG Programming Using External Programmer



* Applicable for PolarFire SoC and RT PolarFire SoC FPGA only.

The following table lists the FlashPro header signals.

Table 3-2. FlashPro Header Signals


Pin Number	Signal	Direction to FlashPro Programmer	Description
1	TCK/SCK	Output	JTAG/SPI clock.
2	GND	—	Signal reference. GND pins must be connected.
3	TDO/MISO	Input	JTAG/SPI data output from programming device.
4	PROG_MODE	Not connected	Unused
5	TMS/SS	Output	JTAG test-mode select/SPI slave select.
6	VJTAG/VSPI	—	Target interface voltage input.
7	VPUMP	Not connected	Unused
8	TRSTB	Output	JTAG test reset.
9	TDI/MOSI	Output	JTAG/SPI data input to programming device.
10	GND	—	GND

A single FlashPro programmer can program multiple Microchip FPGAs from the same family or from different families in a single JTAG chain. The TDO pin of the JTAG header represents the beginning of the chain. The TDI pin of the last device connects back to the JTAG header, thus completing the JTAG chain. The following types of FPGAs can be added to a JTAG chain:

- Microchip devices targeted for programming
- Microchip bypass devices not targeted for programming
- Non-Microchip bypass devices

When a device is in bypass mode, the device's data register length is automatically set to 1 and the device stops responding to any programming instructions. To place a device in bypass mode, the Instruction Register (IR) length must be known. For Microchip FPGAs, the IR length is obtained automatically by the FlashPro Express. For non-Microchip FPGAs, the Boundary Scan Description Language (BSDL) file, which contains a sequence of boundary scan commands and data, must be loaded, or the IR length must be manually entered in the FlashPro Express. For more information about JTAG chain programming, see [FlashPro User Guide](#).


Figure 3-3. Device Programming in JTAG Chain



For information about power supply requirements and filtering capacitors, see respective [UG0726: PolarFire FPGA Board Design User Guide](#) or [PolarFire SoC Board Design Guidelines User Guide](#).

The following figure shows the connections between the programming header and the device.

Figure 3-4. Connecting FlashPro Programmer to a Device



3.1.4. JTAG Programming Using External Microprocessor [\(Ask a Question\)](#)


An external microprocessor can be used to program the device through the dedicated JTAG interface. This type of programming requires that the external microprocessor run DirectC, a Microchip programming solution for FPGAs, and the microprocessor's GPIO ports drive the JTAG interface.

Note: The DirectC solution supports programming of the FPGA fabric, sNVM, eNVM (for PolarFire SoC and RT PolarFire SoC FPGA only), and user security settings. DirectC is used by adding the necessary APIs and compiling the source code to create a binary executable. The binary executable is downloaded to the external microprocessor along with the programming data file. For more information, see the latest version of the *DirectC User Guide* available on the [DirectC solution](#) webpage.

The Security-only bitstream must be programmed only on erased or blank devices. If the security bitstream is used to program a previously programmed FPGA, it disables the FPGA array. The fabric must be re-programmed to enable it.

The following figure shows a sample implementation of device programming using an external microprocessor running DirectC.

Figure 3-5. Programming Using External Microprocessor



* Applicable for PolarFire SoC and RT PolarFire SoC FPGA only.

3.2. JTAG Programming Using ChipPro Solution [\(Ask a Question\)](#)

For RT PolarFire devices, the ChipPro programmer baseboard with FlashPro6 can be used to program the device through the dedicated JTAG interface. This can be done either using the Libero SoC or a standalone FlashPro Express. For information about ChipPro, see [CP-PROG-BASE](#).

3.3. SPI Slave Programming [\(Ask a Question\)](#)

PolarFire family can be programmed using an external SPI master, such as an external microprocessor or a FlashPro programmer through the SPI interface. See [Table 3-4](#) for the pin settings that must be used to configure the system controller SPI in slave mode.

The SPI slave or master mode is determined by IO_CFG_INTF SPI pin at device Power-on-Reset (POR) and cannot be switched dynamically. A power cycle or DEVRST is required to change the SPI configuration from Slave to Master or vice versa by configuring the IO_CFG_INTF pin, as mentioned in [Table 3-3](#).

When SPI is in Slave mode, fabric has no access to SPI and the SPI interface is dedicated to the system controller.

Design initialization from an external SPI flash is not supported when the device is in SPI slave programming mode. For information about design initialization, see [PolarFire Family Power-up and Reset User Guide](#).

3.3.1. SPI Slave Programming Interface [\(Ask a Question\)](#)

In addition to the standard SPI signals, the PolarFire family provides two pins—SPI_EN and IO_CFG_INTF—for configuring the SPI controller.

The following table lists the system controller's SPI pins and specifies what must be done if a pin is not in use (unused condition). For information about unused conditions and power sequence, see respective [UG0726: PolarFire FPGA Board Design User Guide](#) or [PolarFire SoC FPGA Board Design Guidelines User Guide](#).

Table 3-3. System Controller SPI Pins

SPI Pin Name	Direction	Description	Unused Condition
SCK	Bidirectional	SPI clock ¹	Connect to VSS through a 10 kΩ resistor
SS ²	Bidirectional	SPI slave select ¹	Connect to VSS through a 10 kΩ resistor
SDI	Input	SDI input ¹	Connect to VDDI3 through a 10 kΩ resistor
SDO	Output	SDO output ¹	DNC
SPI_EN	Input	SPI enable 0: SPI output tristated 1: Enabled Pulled up or down through a resistor or driven dynamically from an external source to enable or tristate the SPI I/O.	Connect to VSS through a 10 kΩ resistor
IO_CFG_INTF	Input	SPI I/O configuration 0: SPI slave interface 1: SPI master interface Pulled up or down through a resistor.	Connect to VSS through a 10 kΩ resistor

**Important:**

1. Shared between the system controller and the FPGA fabric/MSS (for PolarFire SoC and RT PolarFire SoC FPGA only). When the system controller's SPI is enabled and configured as master, the system controller hands over the control of the SPI to the fabric (after device power-up)/MSS (for PolarFire SoC and RT PolarFire FPGA only). When the Suspend mode is enabled for a device, the system controller hands over the control of SPI to the fabric (during the power-up and initialization) before it goes into the Suspend mode. When the SPI_EN pin is disabled (driven low) or when SS is driven high, the SPI outputs of system controller are tristated.
2. The system controller SS pin is an active-low signal. In unused condition, the pin must be tied to VSS to avoid a floating pin on the device.

The SPI_EN and IO_CFG_INTF pins must be configured external to the device. This can be done by using jumpers on the board or by bootstrapping. The following table lists the SPI_EN and IO_CFG_INTF configuration for SPI slave programming.


Table 3-4. System Controller's SPI Configuration - SPI Slave

SPI Pins		SPI Slave Programming	Description
SPI_EN	IO_CFG_INTF		
0	x	No	Dynamic switching from slave to master or vice-versa is not allowed.
1	0 (SPI slave mode)	Yes	A power-cycle or device reset (DEV_RST_N) is required to change the SPI configuration from Slave to Master or vice-versa by configuring the IO_CFG_INTF pin.
1	1 (SPI master mode)	No	

3.3.2. SPI Slave Programming Using FlashPro Programmer ([Ask a Question](#))

Microchip FlashPro programmer (version 5 or later) can be used to program the device through the dedicated SPI. This can be done using either the Libero SoC or a standalone FlashPro Express. The FlashPro programmer is connected to the device SPI ports, as shown in the following figure.

The target board must provide power to the VDD, VDD18, VDD25, and VDDI3.

Figure 3-6. SPI Slave Programming Using External Programmer


Device Programming using SPI Slave can be selected in **Libero SoC Design Flow > Configure Hardware > Programming Connectivity and Interface**.

3.3.3. SPI Slave Programming Using External Microprocessor [\(Ask a Question\)](#)

An external microprocessor (such as a host PC or another Microchip FPGA) can be used to program the device through the dedicated SPI port, as shown in the following figure. This type of programming requires that the external microprocessor run the Microchip SPI-DirectC solution. The external microprocessor can also control the SPI_EN, IO_CNF_INTF, and DEVRST_N pins to program the device.

SPI-DirectC supports programming of the FPGA fabric, sNVM, eNVM (for PolarFire SoC and RT PolarFire SoC FPGA only), and user security settings. SPI-DirectC is used by adding the necessary APIs and compiling the source code to create a binary executable. The binary executable is downloaded to the external microprocessor along with the programming data file. For more information, see the latest version of the *SPI-DirectC User Guide* available on the [DirectC solution](#) webpage. The example project (Direct-C installer) is also available on the **Downloads** tab.

For information about FlashPro header signals, see [Table 3-2](#).

Figure 3-7. SPI Slave Programming Using External Microprocessor

3.4. SPI Master Programming (Ask a Question)

When the system controller SPI is configured as a master, a device can program itself. In SPI master programming, the programming images are stored in the external SPI flash memory using the SPI directory. For more information about the SPI directory and about programming the external SPI flash memory, see [Programming the External SPI Flash](#).

SPI master programming supports auto update and IAP. In auto update programming, if the version of the update image is different from the currently programmed version, the system controller reads the update image bitstream from the external SPI flash memory and programs the device on power-up. In IAP, the user application initiates the device program, and the system controller reads the bitstream from the external SPI flash memory to program the device. The auto update and IAP operations are atomic and cannot be interrupted by JTAG or SPI slave commands.


The Auto Update feature is not enabled by default, and if required, this needs to be enabled using Libero SoC. SPI Master mode also supports Auto Programming and Auto Recovery, see [Table 3-5](#). These two features are enabled by default and do not require user configuration.

For information about the I/O states during SPI master programming, see [I/O States During Programming](#).

The following table lists the initiation sources for the features supported by SPI master programming.

Table 3-5. Device Program Initiation Sources

Programming Feature	Description	Initiation Source
Auto programming	Programs a blank device	Device reset or power-cycle
Auto update	Updates device contents automatically	Device reset, power-cycle, or system service request
IAP	Updates device contents upon user request	System service request
Auto recovery	Automatically recovers the device from programming failure	Device power failure during programming

 **Important:** If System Controller Suspend Mode is enabled, SPI master programming mode such as IAP and system services initiated auto-update features are not available to program the device. Only Power-up or DEVRST_N initiated Auto-update is available. The Power-up or DEVRST_N initiated Auto-update feature must be enabled in bitstream. Bitstream image authentication system services are not available in System Controller Suspend Mode, so alternative SPI Flash image integrity checking is required to be implemented as part of the user design.

Field updates performed in unpredictable conditions carry associated risks of programming failures. For example, risks include a power brownout/outage event or internal system controller Single Event Upsets (SEUs) when re-programmed in high altitude applications. The following table lists IAP/auto update recommendations to minimize these risks for various bitstream components when performing field updates to PolarFire family devices. For information about SEU rates, see [PolarFire Radiation Test reports](#) and [RT PolarFire radiation test reports for SEU rates](#).

Table 3-6. Recommendations for Field Updates (IAP and Auto Update)

Device	eNVM Only Bitstream (For PolarFire® SoC and RT PolarFire SoC FPGA Only)	sNVM Only Bitstream	Security Only Bitstream	Fabric and eNVM or sNVM Bitstream
PolarFire	N/A	N/A	No ¹	Yes

Table 3-6. Recommendations for Field Updates (IAP and Auto Update) (continued)


Device	eNVM Only Bitstream (For PolarFire® SoC and RT PolarFire SoC FPGA Only)	sNVM Only Bitstream	Security Only Bitstream	Fabric and eNVM or sNVM Bitstream
PolarFire SoC	IAP: No ² Auto Update: Yes ³	IAP: No ² Auto Update: Yes ³	No ¹	Yes
RT PolarFire SoC	IAP: No ² Auto Update: Yes ³	IAP: No ² Auto Update: Yes ³	No ¹	Yes
RT PolarFire RTPF500T	N/A	N/A	No ¹	See 4.
RT PolarFire RTPF500ZT	N/A	N/A	No ¹	Yes ⁵

Important:

1. Reprogramming security settings, where power interruption or SEUs are possible, is not recommended to prevent the risk of accidental device lockout. Device security settings and locks must be programmed in a terrestrial environment. The ability to perform field updates of user cryptographic keys will be provided in a future tool release to enable **key rolling** functionality.
2. Power interruption or brown-out during IAP programming of eNVM or sNVM component bitstreams can corrupt eNVM or sNVM and prevent subsequent device boot.
3. Supported only by bitstreams generated using LiberoSoC v2023.1 and later.
4. Microchip recommends using RTPF500ZT for in-flight re-programming via IAP and auto-update modes as described in Note 5. For RTPF500T devices, in-flight reprogramming via JTAG and SPI target modes are recommended using an external device running DirectC REPROGRAM_INFLIGHT action. See the RTPF500T radiation test reports to understand the SEE performance of in-flight reprogramming without the enhancements described in the following note. This helps you determine if the results meet your application reliability requirements.
5. Device has enhanced IAP and auto-update algorithms that perform a standalone verify action and programming digest checks before enabling the device operation for in-flight reprogramming. This includes FPGA fabric and sNVM clients configured as read-only

For information about implementing Auto update and IAP, see [PolarFire FPGA Auto Update and In-Application Programming Application Note](#).

The following figure shows the recommended board configuration for SPI master programming. The VDDI3 must match the voltage specified in the datasheet associated with the external SPI flash.

Figure 3-8. Recommended Board Configuration for SPI Master Programming

3.4.1. SPI Master Programming Interface [\(Ask a Question\)](#)

The SPI_EN and IO_CFG_INTF pins must be configured externally to the device by using jumpers on the board or by bootstrapping. The following table provides the SPI_EN and IO_CFG_INTF pin configuration details for SPI master programming.

Table 3-7. System Controller's SPI Configuration—SPI Master

SPI Pins		SPI Master Programming	
SPI_EN	IO_CFG_INTF	IAP	Auto Update
0	x	No	No
1	0 (SPI slave mode)	No	No
1	1 (SPI master mode)	Yes	Yes

The SPI_EN input must be asserted on device power-up or reset for the SPI Master programming. If the input is sensed low during device power-up, the SPI controller is not available for FPGA fabric.

3.4.1.1. System Controller SPI Mode and Clock [\(Ask a Question\)](#)

The system controller SPI operates in data transfer mode 3 (SPI mode 3) for SPI flash read operations. Both the clock polarity (SPO/CPOL) and clock phase (SPH/CPHA) for this data transfer mode must be set to HIGH. The system controller's SPI operates at a fixed clock of 20 MHz.

3.4.2. System Services [\(Ask a Question\)](#)

All PolarFire family devices include a System Controller, which accepts and responds to system service requests from the user.

The user application can initiate the following programming-related system services:


- Bitstream authentication
- IAP image authentication
- Auto update
- IAP

3.4.2.1. PolarFire and RT PolarFire FPGA System Services [\(Ask a Question\)](#)

In PolarFire and RT PolarFire FPGA, system services are system controller actions initiated by the fabric user logic through the system controller's System Service Interface (SSI). For initiating the

system services, the fabric user logic requires the PF_SYSTEM_SERVICES SgCore IP available in the Libero catalog. The following figure shows the design interface between fabric and System Controller.

Figure 3-9. Design Interface Between Fabric and System Controller




For information about PolarFire and RT PolarFire FPGA system services driver and example SoftConsole project, see *Firmware Catalog*, which is available in the Libero SoC installation package.

3.4.2.1.1. PolarFire System Services Configurator [\(Ask a Question\)](#)

The following figure shows the PolarFire System Services Configurator. The configurator is also applicable to RT PolarFire system services.

Figure 3-10. PolarFire® FPGA Core System Services Configurator




The fabric master is connected to the PF_SYSTEM_SERVICES core using the APB interface. The PF_SYSTEM_SERVICES core can be configured using the PolarFire System Services Configurator in Libero SoC, as shown in [Figure 3-10](#). For more information, see [PolarFire System Services SgCore User Guide](#) or [UG0848: PolarFire System Services User Guide](#).

3.4.2.2. PolarFire SoC and RT PolarFire SoC FPGA System Services [\(Ask a Question\)](#)

In PolarFire SoC and RT PolarFire SoC FPGA, system services are System Controller actions initiated by PolarFire SoC MSS. MSS communicates with the System Controller over the System Controller Bridge (SCB) bus. The following figure shows the design interface between MSS and the System Controller.

Figure 3-11. Design Interface Between MSS and System Controller



For information about the PolarFire SoC FPGA MSS system services driver and example SoftConsole project, see [GitHub](#).

3.4.2.3. System Service Request [\(Ask a Question\)](#)

In both PolarFire FPGA and PolarFire SoC FPGA, the system service request is initiated by passing a 16-bit system service descriptor to the System Controller. The lower seven bits of the descriptor specify the service to be performed and the upper nine bits specify address offset. There is a 2 KB internal mailbox RAM memory space. This space is used for passing the input data and storing the service request output that is returned by the System Controller. The mailbox address specifies the service-specific data structure that is used for any additional inputs to or outputs from the service. On completion of service, the System Controller writes a status code indicating the successful completion of the system service or an error code. The following table lists the system service request descriptor bits. For information about mailbox read/write communication from Fabric, see [PolarFire System Services SgCore User Guide](#) or [UG0848 PolarFire System Services User Guide](#).

Table 3-8. PolarFire® Family System Service Request Descriptor

System Service Descriptor Bit Field	Value	Description
15:7	MBOXADDR[10:2]	Specifies the address offset in mailbox RAM to access minimum four bytes of memory. Mailbox addresses are specified using a word offset (0–511).
6:0	SERVICECMD	Service command for System Controller to execute the request.

For more information about system services, see [PolarFire Family System Services User Guide](#).

3.4.2.4. Bitstream and IAP Image Authentication System Services [\(Ask a Question\)](#)

For security and reliability reasons, the programming bitstream must be authenticated and validated before the device is programmed. Successful authentication of the bitstream prevents auto recovery. While the authentication is in progress, the fabric user logic in PolarFire and RT PolarFire FPGA and MSS user application in PolarFire SoC and RT PolarFire SoC FPGA continue to operate normally, though without access to SPI flash and system services. Before the device is programmed using auto update or IAP, the user application can run the authentication system service.

Note: If the bitstream authentication system service is initiated while a new bitstream is being loaded through the JTAG interface, the system service takes precedence, and the JTAG operation fails.

3.4.2.4.1. Bitstream Authentication System Service [\(Ask a Question\)](#)

The bitstream authentication system service parses a bitstream image stored in the SPI flash and verifies the integrity of the bitstream. The following table lists the fields in a bitstream authentication service request.

Table 3-9. Bitstream Authentication Service Request

System Service Descriptor Bit Field	Value	Description
15:7	MBOXADDR[10:2]	Mailbox address. For the format, see Table 3-10 .
6:0	23H	Bitstream authentication command code.

The following table describes the bitstream authentication service mailbox format.

Table 3-10. Bitstream Authentication Service Mailbox Format

Offset	Length (bytes)	Parameter	Direction	Description
0	4	SPIADDR	Input	Address of the bitstream in SPI flash. If the external SPI flash device does not support 32-bit addresses, SPIADDR[31:24] is ignored.

3.4.2.4.2. IAP Image Authentication System Service [\(Ask a Question\)](#)

The IAP image authentication system service parses an image stored in the SPI flash and verifies the integrity of the image descriptor, bitstream, and design initialization data.

The following table lists the fields in an IAP image authentication service request.

Table 3-11. IAP Image Authentication Service Request

System Service Descriptor Bit Field	Value	Description
15	—	Reserved
14:7	IMAGEID[7:0]	Identifies the image index in the SPI directory for image authentication.
6:0	22H	Authenticates image command.

3.4.2.4.3. Authentication Service Status Codes [\(Ask a Question\)](#)

If bitstream authentication or IAP image authentication is successful, the status code 0 is generated. If bitstream authentication or IAP image authentication fails, an 8-bit error code is generated. For the detailed information about error codes, see [Appendix: Error Codes](#).


3.4.2.4.4. Usage of Authentication System Services [\(Ask a Question\)](#)

The programming image contains the image descriptor, bitstream, and optional design initialization data. The bitstream authentication system service can be used to authenticate the bitstream only. The IAP image authentication system service, however, can be used to authenticate the entire programming image, including the image descriptor, bitstream, and optional design initialization data.

3.4.3. Auto Update [\(Ask a Question\)](#)

For auto update to occur, the auto update feature needs to be enabled in the user design. On power-up, the device selects the newer version of the first two images stored in the SPI directory. If the version of the newer image does not match that of the currently programmed image, then auto update occurs. The following figure shows the high-level flow of auto update programming.

Figure 3-12. Auto Update High-Level Flowchart




*Different scenarios to reach here:

- Device is blank and auto update is initiated to program the device
- As part of IAP recovery when power fails during IAP or partially programmed with an invalid image
- As part of auto update recovery when power fails during auto update

The following figure shows the detailed flow of auto update programming.

Figure 3-13. Auto Update Detailed Flow



1. Condition for update: version of the design differs from the update image or the device is blank.
 2. Device checks only BITS (starting bits of the bitstream) and AUTH (encryption keys information) components of the bitstream as part of the programming.
 3. The device is not programmed, and user intervention is required.

The following table lists example auto update conditions when different image versions are available in the SPI flash.

Table 3-12. Example Auto Update Conditions

Version Running on the Device	First Two Image Versions Available in SPI Flash	Back Level Protection	Image Version Selected for Auto Update
Blank device	2, 3	Disabled	3
3	2, 3	Disabled	No auto update
3	1, 2	Disabled	2
2	1, 2	Disabled	No auto update
1	1, 2	Disabled	2
2	3, 4	Enabled and set to 4	No auto update
3	3, 5	Enabled and set to 4	5
2	3, 5	Enabled and set to 4	5
5	2, 3	Enabled and set to 4	No auto update

3.4.3.1. Auto Update on a Blank Device (Auto Programming) [\(Ask a Question\)](#)

When a blank device is powered up or reset (with SPI Master mode enabled), it automatically programs itself using the latest available image. This process is known as auto programming.

3.4.3.2. Auto Update on a Pre-programmed Device [\(Ask a Question\)](#)

Auto update is also initiated through system services on a pre-programmed device. If the device is pre-programmed, it compares the update image with the currently programmed image. If the version of the update image is found to be different from the currently programmed version, auto update programming is initiated.

To perform auto update on a pre-programmed device, the user application must initiate a system service request. The system controller executes the system service request and programs the device.

The user application cannot obtain the status code in the following scenarios:

- If the auto update program is successful, the device is automatically restarted to initialize the new version of the design.
- If the auto update program fails, the auto update recovery procedure attempts to program the device with the valid image again.

The following table lists the fields in an auto update system service request.

Table 3-13. Auto Update System Service Request

System Service Descriptor Bit Field	Value	Description
15:7	—	Reserved
6:0	46H	Auto update programming command.

When auto update is not enabled in the user design, the auto update system service can be used to update the device with the newest image using the user application.

Note: Auto update system service does not generate an error if SPI controller is not in the master mode.

3.4.3.3. Recovery on Auto Update Programming Failure [\(Ask a Question\)](#)

When power fails during auto update programming, the auto update programming flow is initiated on the next boot cycle to program the device with the newest image.


Note: If the device fails to program the newer image, it retries once before programming itself with the older version of the image. If the device remains blank at the end of auto update, there is no indication through I/O and user intervention is required.

3.4.3.4. Enabling Auto Update Option in User Design [\(Ask a Question\)](#)

To enable auto update, follow these steps:


1. Click **Configure Design Initialization Data and Memories** and select the **SPI Flash** tab.
2. Select the **Enable Auto Update** checkbox.

Figure 3-14. Auto Update Setting



3. Click **Configure Programming Options**, and specify the design version and back level version, as shown in the following figure.

Figure 3-15. Design Version




3.4.3.5. Auto Update Use Models [\(Ask a Question\)](#)

Auto update is initiated when a different version of the programming image is available in the SPI flash memory. For more information, see [SPI Directory](#). The device uses the Bits/Version component of the programming image to determine the version. The Bits/Version component appears at the beginning of a bitstream and contains version information. This section describes three auto update use models—ping pong, golden image, and single image. Based on the design requirement, any of these models can be used.

Ping Pong

Auto update uses the newer of the first two images on the SPI flash memory. When a new image is written to the SPI flash memory, the older of the two images is overwritten with the new image. This is known as the ping pong model and is used when the previous image version needs to be retained along with the newer image. This facilitates an automatic rollback to the previous image if the new image fails. The following figure shows the ping pong use model.


Figure 3-16. Ping Pong Use Model



Golden Image

When auto update fails with a newer version of the image, the device needs to be updated safely using a working image. This image is known as the golden image. When a new image is written to the SPI flash memory, it must not overwrite the golden image. The following figure shows the golden image use model.


Figure 3-17. Golden Image Use Model



Single Image

This model is used when only one image is available for updating the device. The following figure shows the single image use model.

Figure 3-18. Single Image Use Model



3.4.4. IAP [\(Ask a Question\)](#)

IAP reprograms the device using a specified programming image. When Back Level protection is disabled, the device selects the programming image during IAP based on either the image index or the SPI image address, regardless of the image version. If Back Level protection is enabled, IAP occurs only if the current Back Level version is lower than the version of the design being programmed.

3.4.4.1. IAP Using System Service [\(Ask a Question\)](#)

The user application initiates an IAP system service request using fabric user logic in PolarFire and RT PolarFire FPGA and MSS user application in PolarFire SoC and RT PolarFire SoC FPGA. The system service specifies whether the image is used for verification or programming. The system controller automatically reads the bitstream from the SPI flash to verify or program the device contents.

Verify Operation

The verify operation compares the specified programming image contents with the device contents. The following table lists the fields in an IAP system service request using the image index.

Table 3-14. IAP Verify Request by Image Index

System Service Descriptor Bit Field	Value	Description
15	—	Reserved
14:7	SPI_IDX[7:0]	Identifies the image index in the SPI directory for IAP operation.
6:0	44H	IAP verify operation

An SPI flash memory address can be specified instead of the image index within the SPI directory, as shown in the following table.

Table 3-15. IAP Verify Request by Image Address

System Service Descriptor Bit Field	Value	Description
15:7	MBOXADDR[10:2]	Mailbox address. For the format, see Table 3-18 .
6:0	45H	IAP verify operation

In PolarFire and RT PolarFire FPGAs, during the In-Application Programming (IAP) verify operation, the FPGA fabric is placed in a suspend state. The device automatically exits this suspend state once the IAP verify operation is complete. It is important to note that LSRAMs do not retain user data after the IAP verify operation, while the state of flip-flops and uSRAMs is preserved.

To maintain proper system operation, the status of the IAP verify operation must be monitored by a state machine—such as a CoreABC core—implemented within the fabric.

Upon confirmation of IAP verification completion, the state machine must issue one of the following resets, depending on the initial LSRAM initialization method:

- **System Controller Initialization:** If the System Controller initialized the LSRAMs at device power-up, a **device reset** is required to allow the System Controller to reinitialize the LSRAM contents.
- **User Design Initialization:** If the user design initialized the LSRAMs, a **design reset** is required to enable the user design to restore the LSRAM contents.

For PolarFire SoC and RT PolarFire SoC FPGAs, the IAP verify operation places the FPGA fabric in a suspend state, which is exited automatically upon completion of the operation. LSRAMs do not retain user data after the IAP verify. In these devices, the status of the IAP verify operation must be monitored by the MSS. After checking the status, the MSS must issue either a design reset or a device reset, depending on the design requirements.

If the IAP verification is successful, the status code 0 is generated. If the IAP verification fails, an 8-bit error code is generated. For detailed information about error codes, see [Appendix: Error Codes](#).


Digest Check system service is recommended to verify the integrity of the device contents instead of the IAP verify operation. For more information, see [PolarFire Family System Services User Guide](#).

Program Operation

The program operation updates the device contents using a specified programming image. The IAP program operation does not authenticate the image before executing the program. The image can be authenticated using the IAP image authentication system service. For more information, see [IAP Image Authentication System Service](#).

The user application cannot obtain the status code in the following scenarios:

- If IAP is successful, the device is automatically restarted to initialize the new design.
- If IAP fails, the IAP recovery procedure attempts to program the device with image 0.

 **Important:** IAP recovery considers image 0 when the pointer to image 1 in the SPI directory is null. For more information, see [SPI Directory](#).

The following table lists the fields in an IAP system service request using the image index.

Table 3-16. IAP Program Request by Image Index

System Service Descriptor Bit Field	Value	Description
15	—	Reserved
14:7	SPI_IDX[7:0]	Identifies the image index in the SPI directory for IAP operation
6:0	42H	IAP program operation

An SPI flash memory address can be specified instead of the image index within the SPI directory, as specified in the following table.

Table 3-17. IAP Request by Image Address

System Service Descriptor Bit Field	Value	Description
15:7	MBOXADDR[10:2]	For the mailbox format, see the following table.
6:0	43H	IAP program operation

The following table describes the mailbox format.

Table 3-18. Mailbox Format

Offset	Length (bytes)	Parameter	Direction	Description
0	4	SPIADDR	Input	Programming image address in SPI flash memory. If the attached SPI flash device does not support 32-bit addresses, SPIADDR[31:24] is ignored.

3.4.4.2. Recovery on Programming Failure [\(Ask a Question\)](#)


When power fails during IAP, the device programs itself with image 0.

Note: When the device fails to program the specific image, it retries once before programming itself with image 0. If the device is still blank at the end of IAP, there is no indication through I/O, and user intervention is required.

3.4.4.3. IAP Flow [\(Ask a Question\)](#)

The following figure shows the IAP flow.

Figure 3-19. IAP Flowchart




* Device checks only BITS (starting bits of the bitstream) and AUTH (encryption keys information) components of the bitstream as part of the programming.

3.4.4.4. IAP Use Model [\(Ask a Question\)](#)

All device families support the multi-image IAP use model, which allows up to 255 images to be stored in the SPI flash memory. The image descriptor pointers are in Sector 0 of the SPI flash memory. The device can be programmed with any image; however, if the program fails, the device is programmed with image 0. The programming image pointer next to the image 0 pointer must be null (empty slot). This model is used when the device needs to be updated with a specific image from among the available images. [Figure 3-20](#) shows the multi-image use model.

Figure 3-20. Multi-Image Use Model



4. In-Flight Reprogramming [\(Ask a Question\)](#)

Reprogramming on orbit is increasingly becoming a hard requirement for space payload electronics. Satellite payload electronics' complexity has evolved so much that it is impossible to identify hardware bugs until the satellite is launched. The ability to reprogram an FPGA in space can be used to fix critical bugs. Furthermore, re-programmability in the FPGAs enables tuning of data processing algorithms to give the optimum results for new science missions. When the primary mission of the satellite is accomplished, the satellite hardware can be repurposed to accomplish additional objectives if the FPGAs can be reprogrammed.

4.1. In-Flight Reprogramming Guidance [\(Ask a Question\)](#)

Microchip has performed several sets of radiation tests on RT PolarFire and RT PolarFire SoC FPGAs and determined that the FPGAs can be programmed in space, with a greater-than-99% probability of success using JTAG with DirectC.

RT PolarFire and RT PolarFire SoC reprogramming in space is supported using JTAG with DirectC, with the following guidance:

- Single Event Effects (SEE) Impact
 - Probability of first-time success for programming in GEO-synchronous orbit with Solar-Min conditions is calculated to be greater than 99%. If radiation disrupts programming, it is likely that the next programming attempt will be successful. Heavy ION test results can be obtained from Microchip, on request.
 - Probability of programming success in LEO is very high. No programming or verify failure was observed in accelerated ground testing. Proton test data is available from Microchip, on request.
 - In-beam reprogramming and verify is non-destructive as seen in accelerated ground testing.
 - It is unlikely that an ION will disrupt programming, since the flux in space is many orders of magnitude lower than the flux tested during accelerated ground testing.
- Total Ionizing Dose (TID) Impact
 - No in-flight programming constraints are identified after TID testing to 100 Krad.

Auto update and IAP via SPI Flash are alternative device reprogramming options available to RT PolarFire and RT PolarFire SoC FPGAs. For the RTPF500T devices, auto-update is available, IAP is not available when the device is configured in system controller suspend mode. These options are expected to have comparable SEE performance to JTAG with DirectC; however, they lack standalone verify capability due to system controller suspend mode enabled. This limits comprehensive checking of the programmed bitstream. If these programming options are desired, Microchip recommends using the RTPF500ZT device. The RTPF500ZT has enhanced IAP / auto update programming algorithms containing comprehensive programming checks to support in-flight reprogramming. Additionally, the RTPF500ZT allows enhanced temporary exit from system controller suspend mode to support IAP. For more information, see [In-Flight Reprogramming using IAP or Auto Update](#).

4.2. In-Flight Reprogramming Sequence using JTAG with DirectC [\(Ask a Question\)](#)


When reprogramming is initiated, the FPGA is erased. Therefore, the programming and stand-alone verify operations must be completed successfully, otherwise the FPGA will be inoperable. The following sequence must be followed when performing in-flight reprogramming:

- Programming must be followed by stand-alone verify.
- If programming fails, programming must be attempted again.
- If stand-alone verify fails, the stand-alone verify action must be attempted again.
- If stand-alone verify fails a second time, reprogramming of the device must be initiated again.

For information about timing requirements and interface to the RT PolarFire FPGA JTAG pins, see [JTAG Programming](#).

The following figure shows the sequence of in-flight reprogramming.

Figure 4-1. In-Flight Reprogramming Flow Chart



4.3. In-Flight Reprogramming using JTAG with DirectC Solutions [\(Ask a Question\)](#)

A programming controller is required to retrieve the new programming code from an external memory and to upload the new code into the target RT PolarFire and RT PolarFire SoC FPGA, which is to be programmed. Some of the viable options for a programming controller include (but are not limited to):

- Standalone radiation-tolerant microcontroller such as Microchip's SAMRH71F20. A reference design is available at [GitHub](#). A demonstration video for RTG4 FPGA reprogramming is available [here](#); a demonstration video for RT PolarFire and RT PolarFire SoC will be provided in a later version of the document.
- Soft microprocessor IP such as RISC-V core implemented in an FPGA. A reference design using RISC-V core in RTG4 FPGA to program another RTG4 FPGA can be found in the *DirectC Installer > SpaceForum.zip* file. Similar principles can be applied to program an RT PolarFire or an RT PolarFire SOC FPGA by an RTG4 FPGA or by another RT PolarFire or RT PolarFire SoC FPGA. Download the [DirectC Installer](#). The *SpaceForum.zip* file can be found in the DirectC installation folder. For example, `\\DirectC_Suite_v1.1\JTAG-DirectC_v4.1\SpaceForum.zip`. This reference design has not been updated to the latest Libero software versions.
- Other possible solutions, which include implementing a JTAG player in RTL or using a different soft processor on another FPGA. These solutions have not been tested by Microchip.

4.4. In-Flight Reprogramming using IAP or Auto Update [\(Ask a Question\)](#)

Auto-update and IAP programming uses the device SPI port configured in SPI Master mode. Programming data is retrieved from an attached SPI Flash device to reprogram the RT PolarFire device.

RT PolarFire and RT PolarFire SoC devices verify the FPGA fabric and sNVM content while programming the device. If there is exposure to SEUs during this process, enabling a mis-programmed fabric has a low probability, but it is possible. For this reason, we recommend using the RTPF500ZT device if IAP or auto-update is desired. If the RT PolarFire or RT PolarFire SoC device is configured for System Controller Suspend mode, the IAP programming capability is disabled and unavailable. In RT PolarFire and RT PolarFire SoC devices, the System Controller Suspend mode is enabled, by default.

RTPF500ZT devices have an improved IAP and auto-update algorithms to further reduce the possibility of a mis-programmed device due to SEUs. RTPF500ZT devices verify programming data content during programming, but then subsequently executes a standalone verification and digest check on the device to assure the device is correctly programmed prior to enabling the device for operation. If any of the post programming checks fail, the programming sequence retries as described in [Auto Update](#) and [IAP](#). RTPF500ZT devices have an enhanced capability to allow temporary exit from System Controller Suspend mode making all system services, including IAP, available to the user until the device is forced back into System Controller Suspend mode. Users must manually exit the System Controller Suspend mode on the RTPF500ZT device before executing system services such as IAP. For additional information on exiting the System Controller Suspend mode, see [AN4903: RT PolarFire Device Family Enhancements Compared to PolarFire Devices Application Note](#).

5. Bypassing the Back Level Protection [\(Ask a Question\)](#)

If Back Level protection is enabled in the Configure Security tool, the back level protection can be bypassed for SPI bitstreams while exporting the bitstream using Libero. To prevent Programming Recovery failures, enable the **Bypass the Back Level Protection for Recovery/Golden bitstream (SPI files only)**, as shown in the following figures.

Figure 5-1. PolarFire® and RT PolarFire FPGA—Selecting Bypass Back Level Protection Feature






Figure 5-2. PolarFire® SoC and RT PolarFire SoC FPGA—Selecting Bypass Back Level Protection Feature



When the SPI bitstream is added to the SPI flash using design and memory initialization data, the tool shows the back level protection bypass feature in the bitstream, as shown in the following figure.

Figure 5-3. Status of Bypass Back Level Protection



5.1. Bypass Back Level Protection Use Case [\(Ask a Question\)](#)

The following table lists the user case for Bypass Back Level Protection.

Table 5-1. Bypass Back Level Protection Use Case

Step	SPI Bitstream	Action	Result	Design Version	Design Back Level Version	Device Back Level Version
1	Golden/Recovery	Auto Programming	Pass	2	1	1
2	IAP/Update Bitstream	Auto Update/IAP	Pass	3	2	2
3	IAP/Update Bitstream	Auto Update/IAP	Fail, Attempt Programming Recovery	4	Not Enabled	2

The steps are described as follows:

1. The device programs with a bitstream version 2 and back level version 1. The current device back level version is set to 1.
2. The device then updates with a bitstream version 3 and back level version 2. The current device back level version is set to 2.
3. The device attempts to update itself with a bitstream version 4 and fails to update. In this case, the device attempts to recover using a golden/recovery bitstream version 2. This recovery also fails, as the current device back level protection is set to version 2 and the golden/recovery bitstream version is equal to the back level version. The **Bypass Back Level Protection** must be enabled (see [Figure 5-1](#) or [Figure 5-2](#)) for Golden/Recovery bitstream to avoid programming recovery failures because of back level protection.

6. I/O States During Programming [\(Ask a Question\)](#)

The following table lists the I/O states that apply during various stages of programming.

Table 6-1. I/O States for Various Programming Modes

I/O Type	I/O States		
	JTAG Programming	SPI Slave Programming	SPI Master Programming (IAP/Auto Update)
System controller I/O	Enabled	Enabled	Enabled.
XCVR reference clock inputs	Not affected	Not affected	Not affected. Might be kept alive during IAP using the Loopback mode, allowing the XCVR link to be kept active.
XCVR data I/O	As set by the boundary scan cell	Not affected	Not affected. Might be kept alive during IAP using the Loopback mode, allowing the XCVR link to be kept active.
GPIO and HSIO	I/Os are enabled, but the I/O state can be set using the boundary scan cell.	Weakly pulled up by default (no user control)	<ul style="list-style-type: none"> • During Auto update, I/Os are tristated. • During IAP, I/Os are weakly pulled down.
MSS I/Os for PolarFire SoC [®] and RT PolarFire SoC	I/Os are enabled, but the I/O state is set using the boundary scan cell.	Weakly pulled up by default (no user control)	Outputs are tristated and not in weakly pulled up state.

The HSIO and GPIO states of a newly shipped or blank PolarFire family device are as follows:


- Input buffer: Disabled
- Output buffer: Tristate with weak pull-up

In Libero SoC, the I/O states are set before JTAG programming, and these I/O states are held at the set values during JTAG programming. The following are the I/O output state settings:

- 1: I/O is set to drive out logic HIGH
- 0: I/O is set to drive out logic LOW
- Last Known State: I/O is set to the last value that was driven out before entering the programming mode and then held at that value during programming
- Z: I/O is tristated with weak pull-up (10 kΩ)

The I/O output states are set as shown in the following figure.

Figure 6-1. I/O States During Programming (JTAG Mode Only)



7. Fabric and MSS State During Programming [\(Ask a Question\)](#)

The following table lists the Fabric and MSS state during programming.

Note: This section is not applicable to RT PolarFire FPGA devices.

Table 7-1. Fabric and MSS State During Programming ¹

Action Name	Method	FPGA Fabric	MSS (For PolarFire® SoC and RT PolarFire SOC FPGA Only)
Programming	JTAG	Off	Off
	IAP/Auto update	Off. However, for PolarFire SoC and RT PolarFire SoC FPGA, if bitstream does not contain the fabric component, the fabric is operational during IAP program or verify mode.	On (MSS is in operational state during IAP programming using system services)
	Auto-programming	Off	Off (Auto-programming happens on blank parts)
	Recovery	Recovery during auto-programming is Off. However, for PolarFire SoC and RT PolarFire SoC FPGA, if bitstream does not contain the fabric component, the fabric is operational during IAP program or verify mode.	Off (Recovery during auto-programming) On (Recovery during IAP)
Verify (Standalone)	JTAG	Off	Off
	IAP/Auto update	Off. However, for PolarFire SoC and RT PolarFire SoC FPGA, if bitstream does not contain the fabric component, the fabric is operational during IAP program or verify mode.	On
	Auto-programming	N/A	N/A
	Recovery	N/A	N/A
Erase	JTAG	Off	Off (MSS loses its configuration)
	IAP/Auto update	N/A	N/A
	Auto-programming	N/A	N/A
	Recovery	N/A	N/A



Important: Off indicates non-operational and On indicates operational.

8. Programming Recommendations [\(Ask a Question\)](#)

To ensure successful programming, the following guidelines are recommended:

- Authenticate the bitstream before programming the device.
- Do not assert the reset pin (DEVRST_N) during programming because this may corrupt the device configuration.
- Use the correct configuration and programming interface based on the selected programming mode.
- Configure the device I/O states (before JTAG programming) based on the design requirements. For more information, see [I/O States During Programming](#).
- For the external SPI flash Serial Data Out (SDO) and Serial Data In (SDI) traces, it is recommended to implement a series impedance of approximately 20Ω when utilizing the MPF500T device to ensure proper functionality of the auto programming and auto update features.
- During JTAG programming of a blank PolarFire SoC or RT PolarFire SoC device, a glitch of up to 3.3V could occur on the MSS I/O pins for a duration of up to 25 μ s. This event takes place at the beginning of JTAG programming, when the MSS I/O PAD state transitions to Boundary Scan Cell control, potentially causing the MSS I/O to be momentarily driven high. If this glitch is unacceptable during programming of a blank device, it can be mitigated by using an external 1 K Ω pull-down resistor, provided that the addition of this resistor does not interfere with the normal operation of the MSS I/O peripheral interface.



Important:

This high pulse on the MSS I/O pins during JTAG programming of a blank device is only observed if the MSS I/O state during JTAG programming is configured to output logic LOW in Libero SoC. This high pulse event does not occur with the default MSS I/O state during JTAG programming, or in other programming modes, such as SPI master and SPI target programming.

9. **Brownout During Programming** [\(Ask a Question\)](#)

Brownout is a condition that occurs when the power supplies fall below the recommended levels. If brownout occurs during programming, the device automatically recovers from the programming failure (as auto recovery is enabled by default) and programs the device with a valid programming image stored in the external SPI flash. IAP of sNVM component only or eNVM component only bitstreams is not recommended. A power failure during IAP programming of these types of bitstreams can lead to an incorrectly programmed device. To avoid this, IAP program with bitstreams that also contain the FPGA fabric component, which ensures automatic recovery, executes if a brownout occurs. IAP/Auto-update programming of security settings is not recommended to prevent the risk of accidental device lockout due to a brownout event.

10. Zeroization [\(Ask a Question\)](#)

PolarFire family devices have a built-in capability that can zeroize (clear and verify) any or all configuration storage elements as per the user setting. Internal volatile memories, such as LSRAMs, μ SRAMs, and system controller RAMs, are cleared and verified. Once the zeroization is complete, a zeroization certificate can be retrieved using a JTAG/SPI slave instruction to confirm that the zeroization process is successful. For more information about zeroization, see [PolarFire FPGA and PolarFire SoC FPGA Security User Guide](#).

11. Programming the External SPI Flash [\(Ask a Question\)](#)

To perform IAP or auto-update, an external SPI flash memory is required. This SPI flash memory interfaces with the system controller's SPI and stores the programming images.

The SPI flash memory is divided into several sectors. The 1 KB memory in the first sector (sector 0) is used as the SPI directory, and it contains the programming image indexes (descriptor pointers). The remaining flash memory stores the programming images.

11.1. Supported SPI Flash Devices [\(Ask a Question\)](#)

SPI flash devices from various vendors implement a standard instruction set for read operations. The system controller firmware executes the following command to identify the addressing mode (3-byte or 4-byte):

```
READ SERIAL FLASH DISCOVERY PARAMETER (5AH)
```

For all devices except the RT PolarFire FPGA devices, the System Controller supports read and write operations using FlashPro6 programmer and Libero software. However, if any SPI Flash devices that are JESD216 compliant, support 3-byte or 4-byte addressing and 0BH fast read, support only read operation by system controller and are subjected to specific memory size. For more information, see [FlashPro6 SPI Flash Support](#).



Important: FlashPro5 programmer supports read and write operation for only Micron device part number: MT25QL01G, which is limited to the first 128 MB of the Flash memory.


For RT PolarFire FPGA devices, the system controller supports devices from Micron, Winbond, Macronix, and Spansion. However, any other device compatible with the JESD216 standard may also be used. Devices that are not JESD216-compliant may still be used if they support the FAST READ (0BH) command with 3-byte addressing. Such devices are limited to using only the first 128 Mb of the flash memory

11.2. SPI Directory [\(Ask a Question\)](#)

The SPI directory is a collection of image descriptor pointers that point to the beginning of the programming image. Each pointer uses four bytes. If the SPI flash memory device supports only the 3-byte addressing mode, the first three bytes are used.


For IAP recovery to choose image 0 on power-up, the programming image pointer next to the image 0 pointer must be null (empty slot); otherwise, auto update is chosen. The following figure shows the SPI flash directory with the programming image descriptor pointers.

Figure 11-1. SPI Flash Directory



The SPI directory contains the start addresses of the programming images. The SPI directory occupies 1 KB memory from sector 0 of external SPI flash memory. For example, if the external SPI flash contains three images: golden image, update image, and IAP image, then these images are stored at memory with starting addresses: 0x400, 0xA00000, and 0x1400000. If the Libero configurator is used to program SPI flash with programming images, then the Libero configurator takes care of the programming SPI directory automatically. If the user application programs the external SPI flash with programming images, then the application must write starting addresses of each image into SPI directory starting from SPI flash address 0, as shown in the following figure.

Figure 11-2. SPI Flash Memory




11.3. Use Models for Programming SPI Flash [\(Ask a Question\)](#)

The external SPI flash can be programmed using either JTAG or the system controller's SPI. When the system controller's SPI is enabled and configured in SPI master mode, the system controller's SPI port is shared between the system controller and either the FPGA fabric master/MSS (for PolarFire SoC FPGA only) or JTAG. This section describes the use models for programming the external SPI flash.

11.3.1. Programming the SPI Flash Using External Processor [\(Ask a Question\)](#)

When the SPI_EN pin is disabled (driven LOW), the system controller's SPI outputs are tri-stated, and the external processor can drive the SPI pins to program the SPI flash. Neither the system controller nor the fabric/MSS (for PolarFire SoC and RT PolarFire SoC FPGA only) can drive the SPI interface. The external processor can drive the SPI_EN pin LOW to program the external SPI flash. The SPI_EN pin can also be configured external to the device using the jumpers on the board. The SPI flash is programmed using an external processor SPI master SCK frequency. The SCK frequency is configured using external processor application. The following figure shows the connections required for programming the SPI flash using an external processor.


Figure 11-3. SPI Flash Programming Using External Processor



11.3.2. Programming the SPI Flash Using JTAG [\(Ask a Question\)](#)

The external SPI flash can be programmed using a FlashPro programmer (version 5 or later) through the system controller's JTAG interface. The JTAG controller uses a special JTAG instruction—**SPIPROG (IR=0xb0)**—to interface with the external SPI flash through the system controller's SPI. The JTAG controller in both the device families supports this instruction to directly drive the system controller's SPI outputs. The following figure shows the connections required for programming the SPI flash using JTAG.


Figure 11-4. SPI Flash Programming Using JTAG



11.3.2.1. Programming External SPI Flash Using Libero (Ask a Question)

The Libero SoC software allows you to program the external SPI flash memory with programming images. To program the SPI flash memory:

1. Go to **Design Flow > Program and Debug Design > Configure Design Initialization Data and Memories**, and select the **SPI Flash** tab, as shown in the following figure.


Figure 11-5. SPI Flash Programming in Libero[®] SoC

Important: For PolarFire and RT PolarFire FPGA, to streamline the SPI-Flash Programming support with FlashPro6, effective from Libero SoC v12.4, the vendor information is replaced with the density of the target memory.

2. Under **SPI Flash Clients**, add the required programming images, and click **Apply**. For more information about values to be entered in the fields, click **Help**.


- Go to **Design Flow > Configure Hardware > Configure Programmer** > right-click and select **Programmer Settings** in the FlashPro tabs. You can modify the TCK frequency by checking and selecting the Force TCK Frequency to enhance the SPI flash programming time.

Figure 11-6. Programmer Settings



- Double-click **Run PROGRAM_SPI_IMAGE Action** to get the SPI flash programmed with the SPI directory and the programming images.

Figure 11-7. Run PROGRAM_SPI_IMAGE Action



For more information about design initialization data and memories, see [PolarFire Family Device Power-up and Reset User Guide](#).


Notes: The following are the recommendations for SPI Flash Programming Using Libero.

- This tool erases the SPI Flash prior to programming. It is recommended to program the SPI Flash with Libero SoC prior to programming other data on the SPI Flash using non-Libero programming solutions.
- Partial update of the SPI Flash is currently not supported.
- It is not recommended to have large gaps between clients in the SPI Flash, as gaps are currently programmed with 1s and increase programming time.

11.3.3. Programming the SPI Flash Using MSS (For PolarFire SoC and RT PolarFire SoC FPGA Only) [\(Ask a Question\)](#)

MSS connects to the system controller QSPI using SCB bus. The QSPI controller allows MSS to access system controller SPI flash memory. Use the MSS QSPI driver in Normal mode to access an external SPI flash memory using QSPI base address as 0x37020100 (this address is part of IOSCB data).

The following figure shows the interface between MSS and system controller QSPI controller.

Figure 11-8. Interface between MSS and System Controller QSPI Controller

11.3.4. Copying Contents from External SPI Flash to MSS User Application (for PolarFire SoC and RT PolarFire SoC FPGA Only) [\(Ask a Question\)](#)

The MSS SPI copy system service allows data to be copied from the external SPI flash to the MSS user application memory. The `mss_system_services` driver includes the method to copy data from external SPI flash to the MSS user application memory.

For information about `mss_system_services` driver and example SoftConsole project, see [GitHub](#). This MSS SPI copy system service is only useful for reading contents from the external SPI flash memory.

11.3.5. Programming the SPI Flash Using Fabric User Logic [\(Ask a Question\)](#)


When the system controller's SPI is enabled and configured as master, the system controller hands over the control of the SPI to the fabric (after device power-up). The JTAG controller that starts programming the SPI flash, or any system service request from the fabric user logic, can take over the control of SPI from the fabric.

The fabric user logic gets the programming images from an external memory source, as shown in the following figure. The fabric user logic accesses the external SPI flash using the `CoreSPIcontroller` and `PF_SPI` macro provided in Libero Catalog. The external SPI flash is programmed using SPI master SCK frequency. The SCK frequency can be configured in user logic.

The system controller can only access dedicated SPI I/Os (SPI Interface pins). The system controller cannot access the fabric IOs. As a result, all the services from the system controller using SPI (that is, programming) can only use the dedicated SPI I/Os. The user can use `PF_SPI`, a macro provided in the Libero Catalog to get access to the dedicated SPI I/Os from the fabric (that is, once the system controller releases them) to access the SPI flash memory.

Note: To fetch the programming images and write to the external SPI flash, both the device families must be preprogrammed with a design. For more information, see [PolarFire FPGA Auto Update and In-Application Programming Application Note](#).

Figure 11-9. SPI Flash Programming Using Fabric User Logic



12. System Controller Suspend Mode [\(Ask a Question\)](#)

All PolarFire family devices have a System Controller Suspend mode feature that can be used to force the system controller into reset after the device initialization is complete. This mode is essential for safety-critical applications to protect the device from unintended device programming or zeroization of the device due to Single Event Upset (SEU) events. When the user programs the System Controller to be in the Suspend mode (using the Libero SoC tool), some device programming options are disabled, and others are enabled/disabled by controlling the JTAG_TRST_B pin.

If System Controller Suspend Mode is enabled, the following operations are not available during normal operation:

- SPI master programming mode (IAP and Auto Update).
- SPI slave programming mode.
- All system controller services that are requested after power-up completes and the system controller is suspended.
- System controller generated Tamper flags.
- Device reset and device zeroization Tamper responses.

The following table lists the availability of device programming options when the device is programmed with System Controller Suspend mode enabled. For a full listing of device features availability in suspend mode, and suspend mode operation, see [PolarFire Family System Services User Guide](#).

Table 12-1. PolarFire® Family Programming Availability in System Controller Suspend Mode

Programming Mode	System Controller Suspend Mode		Description
	Enabled	Disabled	
JTAG	Yes ¹	Yes	—
SPI Slave	Yes ¹	Yes	—
Auto-update (POR/DEVRSTn)	Yes	Yes	Executes after power-up or DEVRSTn, if this feature is enabled in the device.
Auto-update (System Service)	No	Yes	Auto-update requested through System Services is not available in suspend mode.
IAP	No	Yes	—

Note:

1. Requires the JTAG_TRST_B pin to be driven logic high prior to executing operation and remain high until operation is complete.


A device is configured to be in System Controller Suspend mode when the System Controller Suspend mode bit is programmed into a device during FPGA programming. Controlling the JTAG_TRST_B pin affects the availability of JTAG and SPI Slave programming mode and has no effect on the other features listed in [Table 12-1](#).

Note: For PolarFire FPGA devices, when the system controller is forced from suspend mode reset by asserting JTAG_TRST_B = 1, the outputs of the PF_INIT_MONITOR macro are forced = 0. This macro is often used for resetting the user logic design, so the appropriate user design considerations must be made for this operational case.

Configuring System Controller Suspend Mode

The System Controller Suspend Mode can be configured, that is, enabled or disabled in the Libero SoC software, as shown in the following figure.

Figure 12-1. Configuring System Controller Suspend Mode



System Controller Suspend Mode in RT PolarFire and RT PolarFire SoC Devices

In RT PolarFire and RT PolarFire SoC devices, a Sonos bit, that is programmed during device programming, controls the System Controller Suspend Mode. This Sonos bit is not accessible from the customer design or by any external pin. The flash bit is only accessible through the programming file loaded into the device.

As the control bit is stored in a flash cell, it is immune to radiation effects due to the following:

- Neutrons or alpha particles in terrestrial and airborne applications
- Heavy ions in space applications

While the FPGA is in System Controller Suspend Mode, programming via JTAG or SPI-Slave mode can be accomplished, by asserting the JTAG_TRSTB pin HIGH, to temporarily remove the FPGA from System Controller Suspend Mode. If the JTAG_TRSTB pin is LOW, all the other JTAG input signals are blocked from activating the system controller.

For programming, run **Scan Chain** using FlashPro software (from the **Menu** bar, click **Programmers > Scan Chain**), which keeps the JTAG_TRSTB pin HIGH. Keeping the JTAG_TRSTB pin HIGH causes system controller to exit from Suspend Mode and then program the device.

When in space, the JTAG_TRSTB pin must be held LOW using one of the following methods:

- Hardwired to ground
- Connected to ground through a jumper
- Tied to ground through a pull-down, if an active device is included in the circuit to allow on-orbit reprogramming

To restore normal operation, the device must be reprogrammed using the JTAG port with the System Controller Suspend Mode bit turned off, that is, disable the System Controller Suspend Mode in Libero SoC software, regenerate the bitstream, and reprogram the device.

For information about monitoring the System Controller Suspend Mode using a macro, see [SC_STATUS](#).

12.1. SC_STATUS [\(Ask a Question\)](#)

In the SC_STATUS macro, the SUSPEND_EN signal indicates that the device is in Avionics mode, meaning device initialization is complete and all hardware defaults are set.

➔ Important: This macro does not support simulation. To simulate the System Controller Suspend mode, add the following pseudo-code to the simulation testbench:

- At simulation time $t = 0$, set `SUSPEND_EN = 0`, and `ACTIVE = 1`.
- At $0.625 \mu\text{s}$ after the later assertion of `DEVICE_INIT_DONE = 1` or `AUTOCALIB_DONE = 1`, set `SUSPEND_EN = 1`, and `ACTIVE = 0` to indicate that the System Controller has entered Suspend mode.

Figure 12-2. SC_STATUS




Table 12-2. SC_STATUS I/O

Value of <code>SUSPEND_EN</code>	Description
0	The device is not in Avionics mode.
1	The device is in Avionics mode.

Table 12-3. Ports and Descriptions

Port	Width	Direction	Description
<code>SUSPEND_EN</code>	1	Output	Asserted when the System Controller is in Suspend mode.
<code>ACTIVE</code>	1	Output	Asserted when the System Controller is in Active mode.

The System Controller Suspend mode works as follows:

- When `JTAG_TRST_B` is asserted low:
 - `SUSPEND_EN` is asserted high.
 - `ACTIVE` is asserted low.
- When `JTAG_TRST_B` is asserted high:
 - `SUSPEND_EN` is asserted low.
 - `ACTIVE` is asserted high when the System Controller is actively performing a function.

The following table shows the states when the System Controller has finished its operations and entered Suspend mode, not just when the Suspend mode setting is enabled.


Table 12-4. SC_STATUS Expected Results

Port	Direction	Suspend Mode Enabled	Suspend Mode Disabled
<code>SUSPEND_EN</code>	OUTPUT	1	0

Table 12-4. SC_STATUS Expected Results (continued)

Port	Direction	Suspend Mode Enabled	Suspend Mode Disabled
ACTIVE	OUTPUT	0	1: when the System Controller is actively performing a function.

Before performing operations that require the System Controller, such as programming or debugging, ensure the device is not in Suspend mode.

 **Important:** Enabling Suspend mode in Libero does not immediately restrict the System Controller. The restriction takes effect only after the controller completes initialization and enters Suspend mode.

13. Appendix: Error Codes (Ask a Question)

The system controller executes system service requests from the design. When a service is completed, a status code is returned to the user application. This status code can be 0 (success) or an 8-bit error code. The following table lists the error codes.

Table 13-1. Error Codes

Error Code	Error Text	Error Description
1	Validator or hash chaining mismatch	Bitstream is constructed incorrectly, or a wrong security key is used.
2	Unexpected data received	Additional data is received after the End of the Bitstream (EOB) component.
3	Invalid/corrupt encryption key	Requested key mode is disabled, or the key could not be read or reconstructed.
4	Invalid component header	Bitstream contains invalid component data.
5	Back level not satisfied	Bitstream version is older than that of the current back level in the device.
6	Illegal bitstream mode	Requested bitstream mode is disabled by user security.
7	DSN binding mismatch	Bitstream is rejected because the Device Serial Number (DSN) in the bitstream does not match the DSN on the device.
8	Illegal component sequence	Bitstream ends in the ERR state, meaning it is an illegal bitstream. Every bitstream begins in the BEGIN state, but only a legal bitstream ends in the END state.
9	Insufficient device capabilities	Bitstream is rejected because the capabilities specified in the bitstream do not match the target device's capabilities.
10	Incorrect DEVICEID	Bitstream is rejected because an attempt by the DEVICEID specified in the bitstream does not match the part identification field of the target device.
11	Unsupported bitstream protocol version (regeneration required)	Bitstream is rejected because of an attempt made by the old device to decode the new version of bitstream or by the new device to decode the old version of the bitstream.
12	Verify not permitted on this bitstream	When the device programs the bitstream with encryption keys, it is not possible to use the bitstream later to verify the device contents because the device refers to the modified encryption keys.
13	Invalid device certificate	Device certificate is missing or invalid.
14	Invalid DIB	Device integrity bits are invalid.
21	Device not in SPI master mode	Bitstream is executed in IAP mode, but the device is not configured as SPI master.
22	No valid images found (auto update)	Bitstream is executed through auto update mode, but no valid image pointers are found.
23	No valid images found (IAP)	Bitstream is executed through IAP via index mode, but no valid image pointers are found.
24	Programmed design version newer than auto update image	Bitstream is executed through auto update mode, and the design version is the latest.
25	Reserved	
26	Selected image invalid and no recovery performed because the device is running a valid design	Bitstream is executed through auto update or IAP mode, and the selected image is invalid.
27	Selected recovery image failed to program	Bitstream is executed through auto update or IAP mode, and the selected recovery image failed to program the device.
127	Abort	A non-bitstream instruction is executed during bitstream loading.
128	NVMVERIFY	Fabric/security key segment verification failed.
129	PROTECTED	The device non-volatile memory cannot be modified because of device security settings.
130	NOTENA	Programming mode is not enabled.

Table 13-1. Error Codes (continued)

Error Code	Error Text	Error Description
131	SNVMVERIFY	The sNVM verify operation failed.
132	SYSTEM	An error occurred in the system hardware (PUF or DRBG).
133	BADCOMPONENT	An error is detected in a component's payload.
134	HVPROGERR	The HV programming subsystem has failed.
135	HVSTATE	The HV programming subsystem is in an unexpected state because of an error.

14. Revision History [\(Ask a Question\)](#)

The revision history table describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

Revision	Date	Description
K	03/2026	<p>The following is a summary of the changes made in this revision.</p> <ul style="list-style-type: none"> Updated the Auto Update on a Blank Device (Auto Programming) section. Added information about exiting the system controller suspend mode on the RTPF500ZT device in the In-Flight Reprogramming using IAP or Auto Update section. Added the SC_STATUS section.
J	10/2025	<p>The following is a summary of the changes made in this revision.</p> <ul style="list-style-type: none"> Added support for RT PolarFire and RT PolarFire SoC. The changes are made throughout the document. Merged the information from the <i>RT PolarFire FPGA Programming User Guide</i> (DS50003239). Renamed the document title to “PolarFire Family Programming User Guide”. Updated the information in the IAP section. Updated the information about the IAP Verify operation in the IAP Using System Service section. Added the I/O states for a blank device in the I/O States During Programming section. Added information about how to manage I/O glitches during JTAG programming of a blank SoC device to the Programming Recommendations section.
H	05/2025	<p>The following is a summary of the changes made in this revision.</p> <ul style="list-style-type: none"> Updated Table 1-1 in the Bitstream Generation section. Updated the Programming File Size section for the programming file sizes. Also, the following tables are updated: <ul style="list-style-type: none"> Table 1-2 Table 1-3 Table 1-5 Table 1-6 Updated Table 6-1 in I/O States During Programming. Also added that the I/O is tristated with weak pull-up (10 kΩ). Updated Table 7-1 in the Fabric and MSS State During Programming section for the auto update feature. Updated the Programming Recommendations section.

Revision History (continued)		
Revision	Date	Description
G	10/2024	<p>The following is a summary of the changes made in this revision.</p> <ul style="list-style-type: none"> Updated the following figures with better quality images: <ul style="list-style-type: none"> Figure 1-3 Figure 1-4 Figure 1-5 Figure 5-1 Figure 5-2 Figure 5-3 Figure 11-5 Updated Programming File Size by adding the information about programming bitstream export. Revised the note about GPIO glitch during JTAG programming by mentioning the power-down sequence. Updated and refined the sentence for better clarity in IAP Using System Service Updated Table 6-1 by changing the state of GPIO/HSIO during Auto-update and IAP.
F	02/2024	Removed Supported SPI Flash Devices table and added a reference to FlashPro6 SPI Flash support. See Supported SPI Flash Devices .
E	07/2023	<p>The following is a summary of the changes made in this revision.</p> <ul style="list-style-type: none"> Information about Supported SPI Flash Devices was updated. Information about SPI_EN input was added. See SPI Master Programming Interface.
D	04/2023	<p>The following is a summary of the changes made in this revision.</p> <ul style="list-style-type: none"> Updated information about sNVM capacity. See Adding sNVM Data to the Bitstream. Updated information about SPI Master Programming. Added information about Fabric and MSS State During Programming. Updated information about Brownout During Programming. Added information about Programming the SPI Flash Using MSS (For PolarFire SoC and RT PolarFire SoC FPGA Only).
C	01/2023	<p>The following is a summary of the changes made in this revision.</p> <ul style="list-style-type: none"> Updated the GitHub links in the document. Added a note to mention about control of SPI to the fabric during Suspend mode in SPI Slave Programming Interface.
B	04/2022	<p>The following is a summary of the changes made in this revision.</p> <ul style="list-style-type: none"> Added information about System Controller Suspend mode. See System Controller Suspend Mode. Added Information about programmer and SPI flash part number. See Programming the SPI Flash Using JTAG.
A	08/2021	<p>The first publication of the document. This user guide was created by merging the following documents:</p> <ul style="list-style-type: none"> UG0714: PolarFire FPGA Programming User Guide UG0914: PolarFire SoC FPGA Programming User Guide <p>The revision history tables of both the user guides are retained here for the future reference. For information, see Table 14-2 and Table 14-3.</p>

The following revision history table describes the changes that were implemented in the RT PolarFire FPGA Programming User Guide (DS50003239) document. The changes are listed by revision.

The RT PolarFire FPGA Programming User Guide (DS50003239) document is now obsolete and the information in the document has been migrated to PolarFire Family Programming User Guide.

Table 14-1. Revision History of the RT PolarFire FPGA Programming User Guide (DS50003239)

Revision	Date	Description
C	04/2023	The following is a summary of the changes made in this revision. <ul style="list-style-type: none"> Added Table 4-6. Added 5.4. In-Flight Reprogramming using IAP or Auto Update.
B	04/2022	The following is a summary of the changes made in this revision. <ul style="list-style-type: none"> Updated availability of SPI Master, Auto-update programming option while using System Controller Suspend Mode. See 3. System Controller Suspend Mode and 4.3. SPI Master Programming. Updated behavior of PF_INIT_MONITOR IP while using System Controller Suspend Mode. See 3. System Controller Suspend Mode.
A	12/2021	The first publication of the document.

The following revision history table describes the changes that were implemented in the UG0714: PolarFire FPGA Programming User Guide document. The changes are listed by revision.

UG0714: PolarFire FPGA Programming User Guide document is now obsolete and the information in the document has been migrated to PolarFire® FPGA and PolarFire SoC FPGA Programming User Guide.

Table 14-2. Revision History of UG0714: PolarFire FPGA Programming User Guide

Revision	Date	Description
Revision 9.0	6/21	The following is a summary of changes made in this revision. <ul style="list-style-type: none"> Updated the Auto Update on a Blank Device (Auto Programming). Updated the SPI Directory. Updated the Programming the SPI Flash Using External Processor. Updated the Programming External SPI Flash Using Libero®. Updated the Programming the SPI Flash Using Fabric User Logic.
Revision 8.0	3/21	Removed information about the Dynamic Reconfiguration Interface (PF_DRI) section.

Table 14-2. Revision History of UG0714: PolarFire FPGA Programming User Guide (continued)

Revision	Date	Description
Revision 7.0	8/20	The following is a summary of the changes made in this revision. <ul style="list-style-type: none"> • Updated Recommended Board Configuration for SPI Master Programming figure. • Updated the Configuring Bitstream Components. • Updated the Programming the SPI Flash Using Fabric User Logic. • Updated the Programming External SPI Flash Using Libero. • Updated Flash Programming in Libero SoC configurator screen shot. • Updated Connecting FlashPro Programmer to a PolarFire FPGA figure. • Updated the Programming File Size. • Updated the SPI Slave Programming Interface. • Updated the Device Programming Flow. • Updated the JTAG Programming Interface.
Revision 6.0	5/20	Updated the document for Libero SoC v12.1.
Revision 5.0	10/18	The following is a summary of the changes made in this revision. <ul style="list-style-type: none"> • Updated the document for Libero SoC PolarFire v2.3. • The flash freeze functionality is de-featured. • Added information about Bypass the back level protection feature. For more information, see Bypassing the Back Level Protection. • Updated the information about zeroization. For more information, see Zeroization. • Update the Programming file sizes table.
Revision 4.0	4/18	The following is a summary of the changes made in this revision. <ul style="list-style-type: none"> • Updated the programming file size details for MPF300 devices. • Updated the port details of SPI block in SPI Flash Programming Using JTAG figure and SPI Flash Programming Using Fabric User Logic figure.
Revision 3.0	11/17	The following is a summary of the changes made in this revision. <ul style="list-style-type: none"> • Updated the document for Libero SoC PolarFire v2.0. • Updated the programming file size details for MPF300 devices. For more information, see Programming File Size. • Updated the information about I/O states for XCVR reference clock inputs, XCVR data I/O, GPIO, and HSIO. • Added the procedure to program an external SPI flash. For more information, see Programming External SPI Flash Using Libero. • Updated JTAG pin details. • Updated the diagram showing the recommended configuration for SPI master programming. • Replaced VDDI_x with VDDI3 throughout the document.
Revision 2.0	6/17	The following is a summary of the changes made in this revision. <ul style="list-style-type: none"> • Updated the information about bitstream generation. • Updated the information about auto update.
Revision 1.0	2/17	The first publication of UG0714: PolarFire FPGA Programming User Guide.

The following revision history table describes the changes that were implemented in the UG0914: PolarFire SoC FPGA Programming User Guide document. The changes are listed by revision.

UG0914: PolarFire SoC FPGA Programming User Guide document is now obsolete and the information in the document has been migrated to PolarFire® FPGA and PolarFire SoC FPGA Programming User Guide.

Table 14-3. Revision History of UG0914: PolarFire SoC FPGA Programming User Guide

Revision	Date	Description
Revision 4.0	6/21	<p>The following is a summary of changes made in this revision.</p> <ul style="list-style-type: none"> • Updated the Auto Update on a Blank Device (Auto Programming). • Updated the SPI Directory. • Updated the Programming the SPI Flash Using External Processor. • Updated the Programming External SPI Flash Using Libero. • Updated the Programming the SPI Flash Using Fabric User Logic.
Revision 3.0	3/21	Updated the Programming the SPI Flash Using MSS.
Revision 2.0	10/20	<p>The following is a summary of the changes made in this revision.</p> <ul style="list-style-type: none"> • Updated Recommended Board Configuration for SPI Master Programming figure. • Updated the Configuring Bitstream Components. • Updated the Programming the SPI Flash Using MSS. • Updated Connecting FlashPro Programmer to a PolarFire SoC FPGA figure. • Updated the SPI Slave Programming Interface. • Updated the Device Programming Flow. • Updated the JTAG Programming Interface.
Revision 1.0	4/20	The first publication of UG0914: PolarFire SoC FPGA Programming User Guide.

Microchip FPGA Support

Microchip FPGA products group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, and worldwide sales offices. Customers are suggested to visit Microchip online resources prior to contacting support as it is very likely that their queries have been already answered.

Contact Technical Support Center through the website at www.microchip.com/support. Mention the FPGA Device Part number, select appropriate case category, and upload design files while creating a technical support case.

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

- From North America, call **800.262.1060**
- From the rest of the world, call **650.318.4460**
- Fax, from anywhere in the world, **650.318.8044**

Microchip Information

Trademarks

The “Microchip” name and logo, the “M” logo, and other names, logos, and brands are registered and unregistered trademarks of Microchip Technology Incorporated or its affiliates and/or subsidiaries in the United States and/or other countries (“Microchip Trademarks”). Information regarding Microchip Trademarks can be found at <https://www.microchip.com/en-us/about/legal-information/microchip-trademarks>.

ISBN: 979-8-3371-3063-7

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP “AS IS”. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP’S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip products are strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.