<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><componentInstances/><component name="ProcessorSystem::work"/><component name="InternalOscillator::work"/><component name="pll_main::work"/><component name="AnalogSystem::work"/><component name="FlashMemorySystem::work"/><device die="M7IR6X6M2" family="Fusion" package="fg484"/><SmartGen version="8.0"/></workspace>