m255
K3
13
cModel Technology
Z0 dC:\data\Designs\ClosedLoopTrimDemo\simulation
vAnalogSystem
Im^Zfdl:n]<TGT?45jM^DS2
V`JLCniNfSTePaZYP;@zL12
w1206645833
8C:/data/Designs/ClosedLoopTrimDemo/smartgen/AnalogSystem/AnalogSystem.v
FC:/data/Designs/ClosedLoopTrimDemo/smartgen/AnalogSystem/AnalogSystem.v
L0 5
Z1 OW;L;6.3c;37
r1
31
Z2 o-work presynth -O0
n@analog@system
!s85 0
vAnalogSystem_assc_ram
Ik6[TIRV@_g>I`nXdO9m_52
Vdi7fg?;4Gib=DN4^YT5on3
w1206645831
8C:/data/Designs/ClosedLoopTrimDemo/smartgen/AnalogSystem/AnalogSystem_assc_ram.v
FC:/data/Designs/ClosedLoopTrimDemo/smartgen/AnalogSystem/AnalogSystem_assc_ram.v
L0 5
R1
r1
31
R2
n@analog@system_assc_ram
!s85 0
vAnalogSystem_assc_wrapper
IKlKQ]11V>IiJf7_fPIJ2:2
V=WUk57m@A[lHHkoEAgP4?0
w1206645832
8C:/data/Designs/ClosedLoopTrimDemo/smartgen/AnalogSystem/AnalogSystem_assc_wrapper.v
FC:/data/Designs/ClosedLoopTrimDemo/smartgen/AnalogSystem/AnalogSystem_assc_wrapper.v
L0 1
R1
r1
31
R2
n@analog@system_assc_wrapper
!s85 0
vASSC
I_^IHoc2B9k[Omo9?<:DK:3
VO=61M8^^?AlBzhdYDWWQ43
Z3 w1201043758
Z4 8C:/data/Designs/ClosedLoopTrimDemo/smartgen/common/verilog/assc.v
Z5 FC:/data/Designs/ClosedLoopTrimDemo/smartgen/common/verilog/assc.v
L0 333
R1
r1
31
R2
n@a@s@s@c
!s85 0
vClosedLoopTrimDemo
Im33O7I]7VkY8aH@X?Rd_o0
VZEmA]c]FZCZ6@>F@O9dMS1
w1206645818
8C:/data/Designs/ClosedLoopTrimDemo/hdl/ClosedLoopTrimDemo.v
FC:/data/Designs/ClosedLoopTrimDemo/hdl/ClosedLoopTrimDemo.v
L0 11
R1
r1
31
R2
n@closed@loop@trim@demo
!s85 0
vCORE8051S
IWEldU`=I9Tm>5YU?h0S<L3
VokFKPBIU<I<XIQeoh;g6b1
Z6 w1206375312
8C:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/core8051s.v
FC:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/core8051s.v
L0 2
R1
r1
31
R2
n@c@o@r@e8051@s
!s85 0
vCORE8051S_I00lI
I1Wz1>D;<cN[n?1Eki<e>;0
V4O_H1mRbA_OIh@Xh;=H0:2
R6
8C:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/cpu.v
FC:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/cpu.v
L0 2
R1
r1
31
R2
n@c@o@r@e8051@s_@i00l@i
!s85 0
vCORE8051S_I0llI
I3YA:lGCgh=UI9GnTgNHzO2
VXA0=cNZGFh9FZR?S^mi4:0
R6
8C:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/ocia51.v
FC:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/ocia51.v
L0 2
R1
r1
31
R2
n@c@o@r@e8051@s_@i0ll@i
!s85 0
vCORE8051S_I11Il
I1DST[_GccifHDS`99?mW>3
VUI2S;4HBAK4=l?R3ga9VY1
R6
8C:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/ramsfrctrl.v
FC:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/ramsfrctrl.v
L0 2
R1
r1
31
R2
n@c@o@r@e8051@s_@i11@il
!s85 0
vCORE8051S_III0l
Ile]9dzeooFejC<X2N7m;e2
V@@7XC72ZeEhn_n`dki;Wc1
R6
8C:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/trigger.v
FC:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/trigger.v
L0 2
R1
r1
31
R2
n@c@o@r@e8051@s_@i@i@i0l
!s85 0
vCORE8051S_IIOll
I7YRzbURK]Go0SWFazNGhA1
VdMXgTM1h9=>lE1jaV[BUe2
R6
8C:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/oci.v
FC:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/oci.v
L0 2
R1
r1
31
R2
n@c@o@r@e8051@s_@i@i@oll
!s85 0
vCORE8051S_Il1Il
IO:HTnSiWR@g3gg;9[k6d[0
V_Wb_G<<V^3fU=3MYIR_Pa3
R6
8C:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/pmu.v
FC:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/pmu.v
L0 2
R1
r1
31
R2
n@c@o@r@e8051@s_@il1@il
!s85 0
vCORE8051S_IOI0I
I4m?gUO0K=M=]T^9FGkAh32
V_^BkZBXd]d=O9D5oNhTCS0
R6
8C:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/debug.v
FC:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/debug.v
L0 2
R1
r1
31
R2
n@c@o@r@e8051@s_@i@o@i0@i
!s85 0
vCORE8051S_lII
IKWk6U?h=Rod82dNSL5VkD2
V7fX;USK^K4jJ14Q<jYhb12
R6
8C:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/RAM256X8.v
FC:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/RAM256X8.v
L0 3
R1
r1
31
R2
n@c@o@r@e8051@s_l@i@i
!s85 0
vCORE8051S_llI
Im_Nh5[nbiBIfJR50CUXGI2
VLLJOh[jW78aaLO8CZgDfH2
R6
8C:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/alu.v
FC:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/alu.v
L0 2
R1
r1
31
R2
n@c@o@r@e8051@s_ll@i
!s85 0
vCORE8051S_lllII
I]CJaSfO7;9`W<oJYCzPnc1
Voi>1=gLnQ5LSb=7mOo=UW0
R6
8C:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/core8051s_globs_fusion.v
FC:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/core8051s_globs_fusion.v
L0 2
R1
r1
31
R2
n@c@o@r@e8051@s_lll@i@i
!s85 0
vCORE8051S_lOI0l
IA`Z08K=FjIeo2K6;VHfXF2
ValJ:F^hEeYE_I<boz04Fn1
R6
8C:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/trace.v
FC:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/trace.v
L0 2
R1
r1
31
R2
n@c@o@r@e8051@s_l@o@i0l
!s85 0
vCORE8051S_lOO1I
IjO0<GJ13b@OIQN9mQ6=zO2
VjSWf]Ak>LoE68a0UT_R:93
R6
8C:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/isr.v
FC:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/isr.v
L0 2
R1
r1
31
R2
n@c@o@r@e8051@s_l@o@o1@i
!s85 0
vCORE8051S_O
I@KKLcBC4A;j?hNgmcE2@a0
VDS51zzd]9@]bg^g@>6[K]2
R6
8C:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/RAM256X20.v
FC:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/RAM256X20.v
L0 3
R1
r1
31
R2
n@c@o@r@e8051@s_@o
!s85 0
vCORE8051S_O01Il
IWB<60ojD;HX`Y_9UE7n3z3
V>ZKgCSi:52h?zJQ`2l]PX3
R6
8C:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/rstctrl.v
FC:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/rstctrl.v
L0 2
R1
r1
31
R2
n@c@o@r@e8051@s_@o01@il
!s85 0
vCORE8051S_O10Ol
IJ?b8nVX<_a=hj_dF_5B]A1
VJic5^fB[LG2aJ0fDdn`na3
R6
8C:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/jtag.v
FC:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/jtag.v
L0 2
R1
r1
31
R2
n@c@o@r@e8051@s_@o10@ol
!s85 0
vCORE8051S_O1III
I?dLzgO6QdV^<b?JAndONS1
VZiE7[z@b3^40a;zW2?k<e0
R6
8C:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/clkctrl.v
FC:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/clkctrl.v
L0 2
R1
r1
31
R2
n@c@o@r@e8051@s_@o1@i@i@i
!s85 0
vCORE8051S_O1IIl
IDH7kI9@OUScTL`iDD5UFM0
V?ad?F44kLT3alQbDPibAT0
R6
8C:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/jtagfusion.v
FC:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/jtagfusion.v
L0 2
R1
r1
31
R2
n@c@o@r@e8051@s_@o1@i@il
!s85 0
vCORE8051S_OI1Il
I1=kA4^:AD5F=Zhn=WHh[81
V0`<JLF0Q1en:lBzFSKS=i1
R6
8C:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/memctrl.v
FC:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/memctrl.v
L0 2
R1
r1
31
R2
n@c@o@r@e8051@s_@o@i1@il
!s85 0
vCORE8051S_OIIlI
I=OZW9Z5^_Oe:2W>30UDBW0
VGVDn;IPA@YJADTT=[]3OA2
R6
8C:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/main8051.v
FC:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/main8051.v
L0 2
R1
r1
31
R2
n@c@o@r@e8051@s_@o@i@il@i
!s85 0
vCORE8051S_OOO1I
IcMee[2IKYa9?XnKJhceR40
V7`GUYTHzUSSOQDCB7WbBD3
R6
8C:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/instrdec.v
FC:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CORE8051S/rtl/verilog/o/instrdec.v
L0 2
R1
r1
31
R2
n@c@o@r@e8051@s_@o@o@o1@i
!s85 0
vCoreAPB3
ISRbSE0bK]8=2fhS>1iC3D2
VZVa4BPM:DoeL=j27435Q@3
Z7 w1206375314
8C:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CoreAPB3/rtl/verilog/o/CoreAPB3.v
FC:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CoreAPB3/rtl/verilog/o/CoreAPB3.v
L0 3
R1
r1
31
R2
n@core@a@p@b3
!s85 0
vCoreAPB3_ll0
I:Z7C>QTg?7R1Ye1OJWG[00
V:g[LGcCMfz1IV@XGYfglz0
R7
8C:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CoreAPB3/rtl/verilog/o/MuxPtoB3.v
FC:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CoreAPB3/rtl/verilog/o/MuxPtoB3.v
L0 3
R1
r1
31
R2
n@core@a@p@b3_ll0
!s85 0
vCoreDAC
I1mi8Z9o;d7OzA<fc[2_eF3
V6n[lWjb1hzS_Zh9ZD;aKm1
w1206363476
8C:/data/Designs/ClosedLoopTrimDemo/hdl/CoreDAC.v
FC:/data/Designs/ClosedLoopTrimDemo/hdl/CoreDAC.v
L0 12
R1
r1
31
R2
n@core@d@a@c
!s85 0
vCoreGPIO
IOBZW@n728nROK7F=BWela3
VSB6EHSeCCHmzFL?Fbi9m[0
Z8 w1206375274
8C:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CoreGPIO/rtl/verilog/o/CoreGPIO.v
FC:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CoreGPIO/rtl/verilog/o/CoreGPIO.v
L0 3
R1
r1
31
R2
n@core@g@p@i@o
!s85 0
vCoreUARTapb
I5md4;T6UdE257T<[eWal80
ViTJ_;:A>N4V@6g:zHSj:X2
R8
8C:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CoreUARTapb/rtl/verilog/o/CoreUARTapb.v
FC:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CoreUARTapb/rtl/verilog/o/CoreUARTapb.v
L0 3
R1
r1
31
R2
n@core@u@a@r@tapb
!s85 0
vCoreUARTapb_I0l
IbP<C5RoUl^UNd1CKl`b=N3
VmUaC<cK@bSmM]ffU4HbfK2
Z9 w1206375276
8C:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CoreUARTapb/rtl/verilog/o/UART.v
FC:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CoreUARTapb/rtl/verilog/o/UART.v
L0 3
R1
r1
31
R2
n@core@u@a@r@tapb_@i0l
!s85 0
vCoreUARTapb_II
Iz_N>hQ@f=^RFo<cg3bdNE3
V9Io]VbDfIJ1jUZ64EYiDE1
R8
8C:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CoreUARTapb/rtl/verilog/o/Clock_gen.v
FC:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CoreUARTapb/rtl/verilog/o/Clock_gen.v
L0 19
R1
r1
31
R2
n@core@u@a@r@tapb_@i@i
!s85 0
vCoreUARTapb_IO0I
I36a:Z>_DNl9iD;5^mk2No3
V8`_47R2I@o@QkK:DkzVac2
R9
8C:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CoreUARTapb/rtl/verilog/o/Tx_sync.v
FC:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CoreUARTapb/rtl/verilog/o/Tx_sync.v
L0 2
R1
r1
31
R2
n@core@u@a@r@tapb_@i@o0@i
!s85 0
vCoreUARTapb_ll0
IZQRbJfL6j>iU0lEl^fdO>3
VcZ8ZhE5f:8oW>af?Xz^5;0
R8
Z10 8C:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CoreUARTapb/rtl/verilog/o/fifo_256x8.v
Z11 FC:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CoreUARTapb/rtl/verilog/o/fifo_256x8.v
L0 184
R1
r1
31
R2
n@core@u@a@r@tapb_ll0
!s85 0
vCoreUARTapb_lOII
IF__c23D^1g`Xb=APzQ2202
VVE5Kc[9S93<:]NEenK^zL2
R9
8C:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CoreUARTapb/rtl/verilog/o/Rx_sync.v
FC:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CoreUARTapb/rtl/verilog/o/Rx_sync.v
L0 3
R1
r1
31
R2
n@core@u@a@r@tapb_l@o@i@i
!s85 0
vCoreUARTapb_O1l
IHPeBZ8Cm4ehIUgJ8_7YRU2
VJ709A>MJ3^Xb2S4G_15?d0
R8
R10
R11
L0 3
R1
r1
31
R2
n@core@u@a@r@tapb_@o1l
!s85 0
vCoreUARTapb_OI1
I_TM6567o2Z[=XYPTCFf@Q2
V]TK[SZU7ne]gPhJe6Rh0M1
R8
8C:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CoreUARTapb/rtl/verilog/o/Rx_async.v
FC:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CoreUARTapb/rtl/verilog/o/Rx_async.v
L0 3
R1
r1
31
R2
n@core@u@a@r@tapb_@o@i1
!s85 0
vCoreUARTapb_OIII
I8BoYW1ZVR=FYWR^ES9S8H0
VE_AM`a]WNOhhCUXUk>[H23
R9
8C:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CoreUARTapb/rtl/verilog/o/Tx_async.v
FC:/data/Designs/ClosedLoopTrimDemo/coreconsole/common/CoreUARTapb/rtl/verilog/o/Tx_async.v
L0 3
R1
r1
31
R2
n@core@u@a@r@tapb_@o@i@i@i
!s85 0
vdxwqxgdccxc
I3>=fWC4Ro9VOET`K[5QU[2
VKEdU<SL>4R`4<L?>OU`BE1
R3
Z12 8C:/data/Designs/ClosedLoopTrimDemo/smartgen/common/verilog/initcfg_xd.v
Z13 FC:/data/Designs/ClosedLoopTrimDemo/smartgen/common/verilog/initcfg_xd.v
L0 10
R1
r1
31
R2
!s85 0
vffppvfwnggt
I5``eQ:mi9>YA_UoGm]Ma?3
VA7@a69m6J[gz2RgW57B3>2
R3
Z14 8C:/data/Designs/ClosedLoopTrimDemo/smartgen/common/verilog/initcfg_xc.v
Z15 FC:/data/Designs/ClosedLoopTrimDemo/smartgen/common/verilog/initcfg_xc.v
L0 10
R1
r1
31
R2
!s85 0
vFlashMemorySystem
I0i<E89n;JCfFoN=D2WclV3
Vil3_X:gDTEAGJ]V:@[SGI0
Z16 w1206714792
8C:/data/Designs/ClosedLoopTrimDemo/smartgen/FlashMemorySystem/FlashMemorySystem.v
FC:/data/Designs/ClosedLoopTrimDemo/smartgen/FlashMemorySystem/FlashMemorySystem.v
L0 5
R1
r1
31
R2
n@flash@memory@system
!s85 0
vFlashMemorySystem_init_wrapper
IWOnG40;WN54n6PKjY=LS71
V6]aYQ2eB=l;n=@Ch1lHUS2
R16
8C:/data/Designs/ClosedLoopTrimDemo/smartgen/FlashMemorySystem/FlashMemorySystem_init_wrapper.v
FC:/data/Designs/ClosedLoopTrimDemo/smartgen/FlashMemorySystem/FlashMemorySystem_init_wrapper.v
L0 1
R1
r1
31
R2
n@flash@memory@system_init_wrapper
!s85 0
vfmvgpwbdcxs
I?mQ4Ik=8m9YD4j0;K`_oM0
VhL?iF91:eVg569I1kRemF2
R3
R4
R5
L0 10
R1
r1
31
R2
!s85 0
vgpbdjfttbjd
Ig5LPfYfW0=;5J@bA1lme11
VFQMT92jBV:44hnLad>IP@2
R3
Z17 8C:/data/Designs/ClosedLoopTrimDemo/smartgen/common/verilog/initcfg_xe.v
Z18 FC:/data/Designs/ClosedLoopTrimDemo/smartgen/common/verilog/initcfg_xe.v
L0 10
R1
r1
31
R2
!s85 0
vgrwzcnqmqzm
IZ0lgoSf<3Ih<ZW0]DIUh=3
VU<XiimQze0kU@f8a8F[MB1
R3
Z19 8C:/data/Designs/ClosedLoopTrimDemo/smartgen/common/verilog/initcfg.v
Z20 FC:/data/Designs/ClosedLoopTrimDemo/smartgen/common/verilog/initcfg.v
L0 10
R1
r1
31
R2
!s85 0
vINITCFG
I87d@`4L8BIII=BOz7I7470
VH5J7C0MGFCzgW=HRg6Lj10
R3
R19
R20
L0 447
R1
r1
31
R2
n@i@n@i@t@c@f@g
!s85 0
vINITCFG_XA
IhNH56dKI8<1eBY]llQ29n1
V2nggE`m@UaJ6<djh2<VSo1
R3
Z21 8C:/data/Designs/ClosedLoopTrimDemo/smartgen/common/verilog/initcfg_xa.v
Z22 FC:/data/Designs/ClosedLoopTrimDemo/smartgen/common/verilog/initcfg_xa.v
L0 51
R1
r1
31
R2
n@i@n@i@t@c@f@g_@x@a
!s85 0
vINITCFG_XB
IoOgD<R1cig3z39EO@b1>N1
V14HE3>SH;z0QmlZIK9Vok2
R3
Z23 8C:/data/Designs/ClosedLoopTrimDemo/smartgen/common/verilog/initcfg_xb.v
Z24 FC:/data/Designs/ClosedLoopTrimDemo/smartgen/common/verilog/initcfg_xb.v
L0 65
R1
r1
31
R2
n@i@n@i@t@c@f@g_@x@b
!s85 0
vINITCFG_XC
IIP3eU]>=I2n2XM3XF`Kd`3
VhS_SJ[<Cc[4OYR9of15ZN3
R3
R14
R15
L0 155
R1
r1
31
R2
n@i@n@i@t@c@f@g_@x@c
!s85 0
vINITCFG_XD
I<Wdffb88BMVYkWN9FC_1m3
VjC:PCkkGKl?n5WLFzK2iL3
R3
R12
R13
L0 54
R1
r1
31
R2
n@i@n@i@t@c@f@g_@x@d
!s85 0
vINITCFG_XE
IYjGc>VVK]_KUO_?<c49373
VdD7e>fGJe=0CJSa@F_QGi1
R3
R17
R18
L0 26
R1
r1
31
R2
n@i@n@i@t@c@f@g_@x@e
!s85 0
vINITCFG_XF
I[XB?d=X[TV4`_W?D@IlJR1
VA7EII`HTW;]zE>M<^zXk23
R3
Z25 8C:/data/Designs/ClosedLoopTrimDemo/smartgen/common/verilog/initcfg_xf.v
Z26 FC:/data/Designs/ClosedLoopTrimDemo/smartgen/common/verilog/initcfg_xf.v
L0 38
R1
r1
31
R2
n@i@n@i@t@c@f@g_@x@f
!s85 0
vInternalOscillator
In]ZRQScYAKboTI7AXjIC?0
VTj:7UMmgGPiK[66Fim?b_3
w1205947389
8C:/data/Designs/ClosedLoopTrimDemo/smartgen/InternalOscillator/InternalOscillator.v
FC:/data/Designs/ClosedLoopTrimDemo/smartgen/InternalOscillator/InternalOscillator.v
L0 5
R1
r1
31
R2
n@internal@oscillator
!s85 0
vjhmkpjjmdkx
IJ@@5_U3ifX]Xz84fB]6`P3
V?Q;zjDQA^0e7aU8FJlW:C1
R3
R25
R26
L0 10
R1
r1
31
R2
!s85 0
vpll_main
IQ[NA=M0g`f2]jBYLY1QHk0
V[7;VzGiTk;c4@533adoVa1
w1206376368
8C:/data/Designs/ClosedLoopTrimDemo/smartgen/pll_main/pll_main.v
FC:/data/Designs/ClosedLoopTrimDemo/smartgen/pll_main/pll_main.v
L0 5
R1
r1
31
R2
!s85 0
vProcessorSystem
I::9Vc:JL9BSzzi6:00__d0
VnU51h@UOEB_bzA@hjEnoD1
R7
8C:/data/Designs/ClosedLoopTrimDemo/coreconsole/ProcessorSystem/ProcessorSystem.v
FC:/data/Designs/ClosedLoopTrimDemo/coreconsole/ProcessorSystem/ProcessorSystem.v
L0 7
R1
r1
31
R2
n@processor@system
!s85 0
vstimulus
IMbFb3Q[H_><J<]96fNGm?1
V77@[@A6fTET[zJaI8YKHQ1
Z27 w1208878819
Z28 8C:/data/Designs/ClosedLoopTrimDemo/stimulus/ClosedLoopTrimDemo_tbench.v
Z29 FC:/data/Designs/ClosedLoopTrimDemo/stimulus/ClosedLoopTrimDemo_tbench.v
L0 24
R1
r1
!s85 0
31
Z30 o+incdir+C:/data/Designs/ClosedLoopTrimDemo/stimulus -work presynth -O0
vstnpfdkggvx
IJaKoPDZHmjaJ^g`Yfa?X_1
VE1B@>QE<3[bcM<88ZoZ@P2
R3
R21
R22
L0 10
R1
r1
31
R2
!s85 0
vtestbench
IEW4K[8;YUMSbJ02im_a_<0
VhGfW:390DM[oDMzegDH9`2
R27
R28
R29
L0 75
R1
r1
!s85 0
31
R30
vwbsfnwwctpn
IdbM]4@fQCdBb]2A`L1o_M2
VVGj>_5=]b=[T2`anYlUo=0
R3
R23
R24
L0 10
R1
r1
31
R2
!s85 0
