

Introduction [\(Ask a Question\)](#)

Microchip's RTG4™ Mil-Plastic FPGA has been qualified to JEDEC standards in a flip-chip (FC/FCG) 1657 ball grid array plastic package, with 1.0 mm ball pitch. It is pin compatible with our QML Class V-qualified RTG4 FPGAs in ceramic packages CG(G)1657 and LG(G)1657. This document summarizes RTG4 plastic package information and recommended Printed Circuit Board (PCB) design rules.

Figure 1. RTG4™ Mil-Plastic FPGA in FC/FCG 1657 Package




Table of Contents

Introduction.....	1
1. Thermal Characteristics.....	3
2. Package Specifications.....	4
2.1. Package Information and Materials.....	4
2.2. Package Mechanical Drawing.....	5
2.3. Packaging Pin Assignment.....	5
2.4. Pin Descriptions.....	5
2.5. Daisy Chain Packages.....	5
2.6. Package Marking Specifications.....	6
2.7. Packing and Shipping.....	6
2.8. Recommended PCB Design Rules for BGA Packages.....	7
3. Moisture Sensitive Level.....	8
4. Soldering Reflow Guidelines.....	9
5. Revision History.....	12
Microchip Information.....	13
Trademarks.....	13
Legal Notice.....	13
Microchip Devices Code Protection Feature.....	13

1. Thermal Characteristics [\(Ask a Question\)](#)

The temperature variable in the Microchip SoC Products Group Libero[®] SoC software refers to the junction temperature, not the ambient, case, or board temperatures. This is an important distinction because dynamic and static power consumption will cause the chip's junction temperature to be higher than the ambient, case, or board temperatures.

The following equations show the relationship between thermal resistance, temperature gradient, and power.

$$\Theta_{JB} = (T_J - T_B) / P$$

$$\Theta_{JC} = (T_J - T_C) / P$$

where:

Θ_{JB} = Junction-to-board thermal resistance

Θ_{JC} = Junction-to-case thermal resistance

T_J = Junction temperature

T_A = Ambient temperature

T_B = Board temperature (measured 1.0 mm away from the package edge)

T_C = Case temperature

P = Total power dissipated by the device

The following table lists the details of package thermal resistance.

Table 1-1. Package Thermal Resistance

RTG4 [™] Product	Θ_{JA}	Θ_{JB}	Θ_{JC}	Units
FCG/FC1657 ^{1, 2, 3}	7.52	1.31	0.075	°C/W

Notes: Theta-JC and Theta-JB values are simulated with conduction heat transfer only.

1. Theta-JA values are simulated for still air.
2. Theta-JB for FCG/FC1657 refers to the thermal resistance between the junction to the board as defined in the JESD51 standards.
3. Theta-JC refers to the thermal resistance between the junction and the top surface (package lid).


2. Package Specifications [\(Ask a Question\)](#)

The following sections describe the package information and specifications of the RTG4 Mil-Plastic FPGA FPGA.

2.1. Package Information and Materials [\(Ask a Question\)](#)

The following figure shows package information of the RT Mil-Plastic RTG4 FPGA.

Figure 2-1. Package Information



The following table lists the package information and materials of the RTG4 FC/FCG 1657 package.

Table 2-1. FC1657/FCG1657 Package Information

Package Information and Materials	FC1657	FCG1657
Package type	Flip-chip Ball Grid Array (BGA)	
Package size ¹ (mm ²)	42.5 x 42.5	
Package pitch (mm)	1	
Packaged device weight (g)	16.05	
Decoupling capacitors ²	Presidio precious metal electrode (PME) 0508	
Solder ball composition	Eutectic SnPb (Sn: 63%/Pb: 37%)	SAC305 (Sn: 96.5%/Ag: 3%/Cu: 0.5%)
Solder bump composition	Pb-free (Sn: 98.2%/Ag: 1.8%)	
Substrate	Organic substrate with ultra-low alpha	
Lid ³	AISiC	


Notes:

1. FC1657 and FCG1657 packages have the same footprint and IO pin assignment as the CG/CB/LG1657 package.
2. The same internal decoupling capacitors are used in RTG4's CG/CB/LG1657 and CQ352 packages.
3. The lids in the FC1657 and FCG1657 packages are not grounded.
4. FC1657/FCG1657 and CG1657/CGG1657 are pin compatible. Pin compatibility does not ensure footprint compatibility. While a single land pad array may be used for prototyping, each package configuration should have their own land pad layout to ensure optimized board level system reliability. Plastic flip chip BGA packages and ceramic column grid packages should not have the same layout for flight modules. Refer to [RTG4 Design Migration Steps](#).

2.2. Package Mechanical Drawing (Ask a Question)

The following figure shows the package outline drawing of FC/FCG 1657.

Figure 2-2. Package Outline Drawing



NOTES:

1. DIMENSION IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO PRIMARY DATUM C.
2. PRIMARY DATUM C AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.

2.3. Packaging Pin Assignment (Ask a Question)

For details, see the [FC1657 and FCG1657 Package Pin Assignment Table](#).

2.4. Pin Descriptions (Ask a Question)

For details, see the [DS0130: RTG4 FPGA Pin Descriptions Datasheet](#).


2.5. Daisy Chain Packages (Ask a Question)

For details, see the [FCG1657 Daisy Chain Package User Guide](#).

2.6. Package Marking Specifications [\(Ask a Question\)](#)

Microchip marks the part number on the top of every RTG4 device along with other device specifications, as shown in the following figure.

Figure 2-3. RTG4 Mil-Plastic Device Marking Specifications




2.7. Packing and Shipping [\(Ask a Question\)](#)

The RTG4 Mil-Plastic FPGA in plastic packaging is packed in trays to provide protection from mechanical damage. The maximum number of devices per tray is 12.

2.8. Recommended PCB Design Rules for BGA Packages [\(Ask a Question\)](#)

The land pad information on the package side is required prior to the start of the board layout, so that the board pads can be designed to match the component-side land geometry. The typical values of these land pads are shown in the following figure. For BGA packages, Non-Solder Mask Defined (NSMD) pads on the board are suggested to allow a clearance between the land metal (diameter) and the solder mask opening (diameter), as shown in the following figure. The space between the NSMD pad and the solder mask, the actual signal trace widths, and through dimensions depend on the capability of the PCB vendor. The cost of the PCB is higher when the line width and spaces are smaller.

Figure 2-4. Recommended PCB Design



3. **Moisture Sensitive Level** [\(Ask a Question\)](#)

RTG4 Mil-Plastic FPGAs in FC/FCG1657 packages have Moisture Sensitive Level (MSL) 4.

4. Soldering Reflow Guidelines [\(Ask a Question\)](#)

This section describes the standard reflow profile for standard and lead-free packages.

Note: The reflow is for reference only. Users must optimize their own board level parameters to get proper reflow outcome. Per package qualification maximum number of reflow that can be done on Microchip FPGA packages is 3.

Classification temperature for FC/FCG1509 for SnPb Eutectic Process: $225 + 0/-5$ °C


Classification temperature for FC/FCG1509 for Pb-Free Eutectic Process: $245 + 0$ °C

Notes:

1. Tolerance: The device manufacturer/supplier must ensure process compatibility up to and including the stated classification temperature at the rated MSL level (that is, peak reflow temperature + 0 °C. For example, 260 °C + 0 °C).
2. At the discretion of the device manufacturer, but not the board assembler/user, the maximum peak package body temperature (T_p) can exceed the values specified in [Table 4-1](#). The use of a higher T_p does not change the T_c .
3. Package volume excludes external terminals (balls, bumps, lands, and leads) and/or non-integral heat sinks.
4. The maximum component temperature reached during reflow depends on package thickness and volume. The use of convection reflow processes reduces the thermal gradients between packages. However, thermal gradients due to differences in thermal mass of SMD packages might still exist.
5. Moisture sensitivity levels of components used in a Pb-free assembly process must be evaluated using the Pb-free classification temperatures and profiles defined in [Table 4-1](#), if Pb-free.
6. SMD packages classified to a given moisture sensitivity level by using Procedures or Criteria defined within any previous version of J-STD-020, JESD22-A112 (rescinded), IPC-SM-786 (rescinded) need not be reclassified to the current revision, unless a change in classification level or a higher peak classification temperature is required.

The following figure shows the reflow profile.

Figure 4-1. Reflow Profile



The following table lists the classification reflow profile.

Table 4-1. Classification Reflow Profile

Profile Feature	SnPb Eutectic Assembly	Pb-Free Assembly
Preheat and Soak		
Temperature minimum (T_{smin})	100 °C	150 °C
Temperature maximum (T_{smax})	150 °C	200 °C
Time (T_{smin} to T_{smax}) (t_s)	60s-120s	60s-120s
Average ramp-up rate (T_{smax} to T_p)	3 °C/second maximum	3 °C/second maximum

Table 4-1. Classification Reflow Profile (continued)

Profile Feature	SnPb Eutectic Assembly	Pb-Free Assembly
Liquidous temperature (T_L) Time at liquidous (t_L)	183 °C 60s–150s	217 °C 60s–150s
Peak package body temperature (T_p) ¹	225 + 0/-5 °C	245 + 0 °C
Time (t_p) ² within 5 °C of the specified classification temperature (T_C)	202s	302s
Average ramp-down rate (T_p to T_{smax})	6 °C/s maximum	6 °C/s maximum
Time 25 °C to peak temperature	6 minutes maximum	8 minutes maximum

Notes:

1. Tolerance for peak profile temperature (T_p) is defined as a supplier minimum and a user maximum.
2. Tolerance for time at peak profile temperature (t_p) is defined as a supplier minimum and a user maximum.
3. All temperatures refer to the center of the package, measured on the package body surface that is facing up during the assembly reflow (for example, live-bug). If parts are reflowed in other than the normal live-bug assembly reflow orientation (that is, dead-bug), then the T_p must be within ± 2 °C of the live-bug T_p and still meet the T_O requirements. Otherwise, the profile is adjusted to achieve the latter. To accurately measure actual peak package body temperatures, see the JEP140 for recommended thermocouple use.
4. Reflow profiles in this document are for classification/preconditioning and are not meant to specify board assembly profiles. Actual board assembly profiles must be developed based on specific process needs and board designs, and must not exceed the parameters that are listed in [Table 4-1](#).
For example, if T_O is 260 °C and time t_p is 30 seconds, then:
 - For a supplier: The peak temperature must be at least 260 °C. The time above 255 °C must be at least 30 seconds.
 - For a user: The peak temperature must not exceed 260 °C. The time above 255 °C must not exceed 30 seconds.
5. All components in the test load must meet the classification profile requirements.
6. SMD packages classified to a given moisture sensitivity level by using Procedures or Criteria defined within any previous version of J-STD-020, JESD22-A112 (rescinded), IPC-SM-786 (rescinded) need not be reclassified to the current revision, unless a change in classification level or a higher peak classification temperature is desired.

5. Revision History [\(Ask a Question\)](#)

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

Revision	Date	Description
C	01/2026	<p>The following is a summary of changes in revision C of this document:</p> <ul style="list-style-type: none"> Renamed the document from “Plastic Package Information for RTG4™ Sub-QML FPGAs” to “RT Mil-Plastic Package Information for RTG4™ FPGAs”. Updated instances of “RTG4 Sub-QML” to “RTG4 Mil-Plastic”. Added a note in Package Information and Materials. Updated Figure 2-1 and Figure 2-3. Updated Recommended PCB Design Rules for BGA Packages and Soldering Reflow Guidelines.
B	12/2023	<p>The following is a summary of changes in revision B of this document:</p> <ul style="list-style-type: none"> Added a note stating that the lids in the FC1657 and FCG1657 packages are not grounded, in Table 2-1.
A	12/2021	Initial Revision.

Microchip Information

Trademarks

The “Microchip” name and logo, the “M” logo, and other names, logos, and brands are registered and unregistered trademarks of Microchip Technology Incorporated or its affiliates and/or subsidiaries in the United States and/or other countries (“Microchip Trademarks”). Information regarding Microchip Trademarks can be found at <https://www.microchip.com/en-us/about/legal-information/microchip-trademarks>.

ISBN: 979-8-3371-2688-3

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP “AS IS”. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP’S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip products are strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.