

Introduction [\(Ask a Question\)](#)

This addendum to [AN4972: Board Design and Layout Guidelines for RTG4 FPGA Application Note \(Earlier AC439\)](#), provides supplemental information, to emphasize that the DDR3 length matching guidelines published in revision 9 or later take precedence over the board layout used for the RTG4™ development kit. Initially, the RTG4 development kit was only available with Engineering Silicon (ES). After the initial release, the kit was later populated with Standard (STD) speed grade and -1 speed grade RTG4 production devices. Part numbers, RTG4-DEV-KIT and RTG4-DEV-KIT-1, come with STD speed grade and -1 speed grade devices respectively.

Furthermore, this addendum includes details on the device I/O behavior for the various power-up and power-down sequences, as well as, DEVRST_N assertion during the normal operation.

This document applies to the devices with the following part number prefixes:

- RT4G150xx
- 5962-1620xx

Table of Contents

Introduction.....	1
1. Analysis of RTG4-DEV-KIT DDR3 Board Layout.....	3
2. Power Sequencing.....	5
2.1. Power-Up.....	5
2.2. Considerations during DEVRST_N Assertion and Power-Down.....	8
3. Revision History.....	10
Microchip FPGA Support.....	11
The Microchip Website.....	11
Product Change Notification Service.....	11
Customer Support.....	11
Microchip Devices Code Protection Feature.....	12
Legal Notice.....	12
Trademarks.....	12
Quality Management System.....	13
Worldwide Sales and Service.....	14

1. Analysis of RTG4-DEV-KIT DDR3 Board Layout [\(Ask a Question\)](#)

RTG4 development kit implements a 32-bit data and 4-bit ECC DDR3 interface for each of the two built-in RTG4 FDDR controllers and PHY blocks (FDDR East and West). The interface is physically organized as five data byte lanes.

The kit follows the fly by routing scheme as described in the DDR3 Layout Guidelines section of [AN4972: Board Design and Layout Guidelines for RTG4 FPGA Application Note \(Earlier AC439\)](#). However, since this development kit was designed before publishing the application note, it does not conform to the updated length matching guidelines described in the application note. In the DDR3 specification, there is a ± 750 ps limit on the skew between data strobe (DQS) and DDR3 clock (CK) at each DDR3 memory device during a write transaction (tDQSS).

When the length matching guidelines in AC439 revision 9 or later versions of the application note are followed, the RTG4 board layout will meet the tDQSS limit for both -1 and STD speed grade devices across the entire process, voltage and temperature (PVT) operating range supported by RTG4 production devices. This is accomplished by factoring in the worst-case output skew between DQS and CK at the RTG4 pins. Specifically, when using the built-RTG4 FDDR controller plus PHY, the DQS leads CK by 370 ps maximum for a -1 speed grade device and DQS Leads CK by 447 ps maximum for a STD speed grade device, in worst-case conditions.

Based on the analysis shown in the [Table 1-1](#), the RTG4-DEV-KIT-1 meets tDQSS limits at each memory device, at worst-case operating conditions for the RTG4 FDDR. However, as shown in the [Table 1-2](#), the RTG4-DEV-KIT layout, populated with STD speed grade RTG4 devices, does not meet tDQSS for the fourth and fifth memory devices in the fly-by topology, at worst-case operating conditions for the RTG4 FDDR. In general, the RTG4-DEV-KIT is used at typical conditions, such as room temperature in a lab environment. Therefore, this worst-case analysis is not applicable to the RTG4-DEV-KIT used in typical conditions. The analysis serves as an example of why it is important to follow the DDR3 length matching guidelines listed in AC439, so that a user board design meets tDQSS for a flight application.

To further elaborate on this example, and demonstrate how to manually compensate for a RTG4 board layout which cannot meet the AC439 DDR3 length matching guidelines, the RTG4-DEV-KIT with STD speed grade devices can still meet tDQSS at each memory device, at worst-case conditions, because the built-in RTG4 FDDR controller plus PHY has the ability to statically delay the DQS signal per data byte lane. This static shift can be used to reduce the skew between DQS and CK at a memory device which has a tDQSS > 750 ps. For more information about using the static delay controls (in register REG_PHY_WR_DQS_SLAVE_RATIO) for DQS during a write transaction, see the DRAM Training section, in [UG0573: RTG4 FPGA High Speed DDR Interfaces User Guide](#). This delay value can be used in Libero® SoC when instantiating an FDDR controller with automatic initialization by modifying the auto-generated CoreABC FDDR initialization code. A similar process can be applied to a user board layout which does not meet tDQSS at each memory device.

Table 1-1. Evaluation of RTG4-DEV-KIT-1 tDQSS Calculation For -1 Parts and FDDR1 Interface

Path Analyzed	Clock Length (mils)	Clock Propagation Delay (ps)	Data Length (mils)	Data Propagation Delay (ps)	Difference between CLKDQS due to Routing (mils)	tDQSS at every memory, after board skew+FPGA DQSCLK skew (ps)
FPGA-1st Memory	2578	412.48	2196	351.36	61.12	431.12
FPGA-2nd Memory	3107	497.12	1936	309.76	187.36	557.36
FPGA-3rd Memory	3634	581.44	2231	356.96	224.48	594.48
FPGA-4th Memory	4163	666.08	2084	333.44	332.64	702.64
FPGA-5th Memory	4749	759.84	2848	455.68	304.16	674.16



Important: In worst case conditions, RTG4 FDDR DDR3 DQS-CLK skew for -1 devices is 370 ps maximum and 242 ps minimum.

Table 1-2. Evaluation of RTG4-DEV-KIT tDQSS Calculation for STD Parts and FDDR1 Interface

Path Analyzed	Clock Length (mils)	Clock Propagation Delay (ps)	Data Length (mils)	Data Propagation Delay (ps)	Difference between CLKDQS due to Routing (mils)	tDQSS at every memory, after board skew+FPGA DQSCLK skew (ps)
FPGA-1st Memory	2578	412.48	2196	351.36	61.12	508.12
FPGA-2nd Memory	3107	497.12	1936	309.76	187.36	634.36
FPGA-3rd Memory	3634	581.44	2231	356.96	224.48	671.48
FPGA-4th Memory	4163	666.08	2084	333.44	332.64	779.64
FPGA-5th Memory	4749	759.84	2848	455.68	304.16	751.16



Important:

- In worst case conditions, RTG4 FDDR DDR3 DQS-CLK skew for STD devices is 447 ps maximum and 302 ps minimum.
- Board propagation delay estimate of 160 ps/inch has been used in this analysis example for reference. The actual board propagation delay for a user board depends on the specific board being analyzed.

2. Power Sequencing [\(Ask a Question\)](#)

This addendum to [AN4972: Board Design and Layout Guidelines for RTG4 FPGA Application Note \(AC439\)](#), provides supplemental information, to emphasize the criticality to follow the Board Design Guidelines. Ensure guidelines are followed with respect to Power-Up and Power-Down.

2.1 Power-Up [\(Ask a Question\)](#)

The following table lists the recommended power-up use cases and their corresponding power-up guidelines.

Table 2-1. Power-Up Guidelines

Use Case	Sequence Requirement	Behavior	Notes
DEVRST_N asserted during power-up, until all the RTG4 power supplies have reached the recommended operating conditions	No specific ramp-up order is required. Supply ramp-up must rise monotonically.	<p>Once VDD and VPP reach activation thresholds (VDD \approx 0.55V, VPP \approx 2.2V) and DEVRST_N is released, the POR Delay Counter runs for \sim40 ms typical (50 ms max), then device power-up to functional adheres to Figures 11 and 12 (DEVRST_N PUFT) of UG0576: RTG4 FPGA System Controller User Guide.</p> <p>This sequence takes 40 ms + 1.72036 ms (typical) from the point DEVRST_N has been released.</p> <p>Note that subsequent use of DEVRST_N does not wait for the POR counter to perform power-up to functional tasks and thus this sequence takes only 1.72036 ms (typical).</p>	<p>By design, outputs are disabled (that is, float) during power-up.</p> <p>Once the POR counter has completed, DEVRST_N is released and all VDDI I/O supplies have reached their \sim0.6V threshold, then the I/Os are tristated with weak pull-up activated, until the outputs transition to user control, per Figures 11 and 12 of UG0576: RTG4 FPGA System Controller User Guide.</p> <p>Critical outputs which must remain low during power-up require an external 1 KΩ pull-down resistor.</p>

.....continued

Use Case	Sequence Requirement	Behavior	Notes
DEVRST_N pulled-up to VPP and all supplies ramp up at approximately the same time	<p>VDDPLL must not be the last power-supply to ramp up, and must reach the minimum recommended operating voltage before the last supply (VDD or VDDI) starts ramping up to prevent PLL lock output glitches.</p> <p>See UG0586: RTG4 FPGA Clocking Resources User Guide for an explanation of how to use the CCC/PLL READY_VDDPLL input to remove the sequencing requirements for the VDDPLL power supply.</p> <p>SERDES_x_Lyz_VDDAIO and VDD must be powered by the same regulator and they must power-up simultaneously.</p>	<p>Once VDD and VPP reach activation thresholds (VDD ≈ 0.55V, VPP ≈ 2.2V) the 50 ms POR delay counter runs.</p> <p>Device power-up to functional timing adheres to Figures 9 and 10 (VDD PUFT) of UG0576: RTG4 FPGA System Controller User Guide.</p> <p>In other words, total time is 57.95636 ms.</p>	<p>By design, outputs are disabled (that is, float) during power-up.</p> <p>Once the POR counter has completed, DEVRST_N is released and all VDDI I/O supplies have reached their ~0.6V threshold, then the I/Os are tristated with weak pull-up activated, until the outputs transition to user control, per Figures 9 and 10 of UG0576: RTG4 FPGA System Controller User Guide.</p> <p>Critical outputs which must remain low during power-up require an external 1 KΩ pull-down resistor.</p>

.....continued			
Use Case	Sequence Requirement	Behavior	Notes
VDD/SERDES_VDDAIO -> VPP/VDDPLL -> Wait at least 51 ms -> VDDI (any I/O Bank except VDDI _{Last bank}) -> VDDI _{Last bank} -[1.8V or 1.5V or 1.2V] OR VDD/SERDES_VDDAIO -> VPP/VDDPLL/ 3.3V_VDDI -> Wait at least 51 ms -> VDDI (Any I/O Bank except VDDI _{Last bank}) -> VDDI _{Last bank} -[1.8V or 1.5V or 1.2V]	DEVRST_N is pulled-up to VPP. SERDES_x_Lyz_VDDAIO and VDD must be powered by the same regulator and they must power-up simultaneously. When VDDI _{Last bank} is one of [1.8V, 1.5V or 1.2V] and its power-up ramp rate < 125 mV/ms, weak pull-up activation and high glitches are avoided on I/Os powered by VDDI _{Last bank} , except for parasitic short-term capacitive glitches. When VDDI _{Last bank} power-up ramp rate > 125 mV/ms, add external 1 KOhm pull-down resistors on critical I/Os that must remain low during power-up, such as clock and reset signals. VDD and VPP/VDDPLL may be powered-up simultaneously. In the second sequence: 3.3V VPP/VDDPLL may be tied to the VDDI supply for the I/O banks configured for 3.3V. If this is the case, then VDD and VPP/VDDPLL/ 3.3V_VDDI may be powered-up simultaneously.	Once VDD and VPP reach activation thresholds (VDD ≈ 0.55V, VPP ≈ 2.2V) the 50 ms POR delay counter runs. Device power-up to functional timing adheres to Figures 9 and 10 (VDD PUFT) of UG0576: RTG4 FPGA System Controller User Guide . Completion of the device power-up sequence and power- up to functional timing is based upon the last VDDI supply that is powered on.	By design, outputs are disabled (that is, float) during power-up. Once the POR counter has completed and all VDDI I/O supplies have reached their ~0.6V threshold, then the I/Os are tristated with weak pull-up activated, until the outputs transition to user control, per Figures 9 and 10 of UG0576: RTG4 FPGA System Controller User Guide . No weak pull-up activation during power-up until all VDDI supplies reach ~0.6V. The key benefit of this sequence is that I/Os powered by the last VDDI supply (VDDI _{Last bank} of either 1.8V, 1.5V, or 1.2V) that reaches this activation threshold do not exhibit the weak pull- up activation and instead transition directly from disabled mode to user defined mode. This can help minimize the number of external 1K pull-down resistors required for designs which have the majority of I/O banks powered by VDDI _{Last bank} -[1.8V or 1.5V or 1.2V]. For all other I/O banks powered by any VDDI supply other than VDDI _{Last bank} -[1.8V or 1.5V or 1.2V], the critical outputs which must remain low during power-up require an external 1 KΩ pull-down resistor.



Important: During power supply ramp-up, the RTG4 internal power-up sequence is triggered by VDD passing approximately 0.55V and VPP passing approximately 2.2V. VDDPLL and VDDI_x I/O bank supplies are mandatory to complete the power-up to functional sequence. After the power-up to functional sequence is completed, unused I/O bank supplies can be powered-down.

2.2 Considerations during DEVRST_N Assertion and Power-Down (Ask a Question)

If [AN4972: Board Design and Layout Guidelines for RTG4 FPGA Application Note \(Earlier AC439\)](#) guidelines are not followed, review the following details:

- For the given power-down sequences in [Table 2-2](#), the user may see I/O glitches or inrush and transient current events.
- As stated in the Customer Advisory Notification (CAN) [19002.5](#), deviation from the power-down sequence that is recommended in the RTG4 Board Design and Layout Guidelines can trigger a transient current on the 1.2V VDD supply. If the 3.3V VPP supply is ramped down before the 1.2V VDD supply, a transient current on VDD will be observed as VPP and DEVRST_N (powered by VPP) reach approximately 1.0V. This transient current does not occur if VPP is powered down last, per the Board Design and Layout Guidelines.
 - The magnitude and duration of the transient current are dependent on the design programmed in the FPGA, specific board decoupling capacitance, and the transient response of the 1.2V voltage regulator. In rare cases, a transient current up to 25A (or 30 Watts on a nominal 1.2V VDD supply) has been observed. Due to the distributed nature of this VDD transient current across the entire FPGA fabric (not localized to a specific area), and its short duration, there is no reliability concern if the power-down transient is 25A or less.
 - As a best design practice, follow the datasheet recommendation to avoid transient current.
- I/O glitches may be approximately 1.7V for 1.2 ms.
 - High glitch on outputs driving Low or Tristate may be observed.
 - Low glitch on outputs driving High may be observed (the low glitch cannot be mitigated by adding a 1 K Ω pull-up).
- Powering down VDDI_x first allows monotonic transition from High to Low, but output briefly drives low which would affect a user board which attempts to externally pull the output high when RTG4 VDDI_x is powered down. RTG4 requires that I/O Pads not be externally driven above the VDDI_x bank supply voltage hence if an external resistor is added to another power rail, it should power-down simultaneously with VDDI_x supply.

Table 2-2. I/O Glitch Scenarios When Not Following Recommended Power-Down Sequence in AC439

Default Output State	VDD (1.2V)	VDDI _x (<3.3V)	VDDI _x (3.3V)	VPP (3.3V)	DEVRST_N	Power Down Behavior	
						I/O Glitch	Current In-Rush
I/O Driving Low or Tristated	Ramp down after VPP in any order			Ramp down first	Tied to VPP	Yes ¹	Yes
	Ramp down in any order after DEVRST_N assertion				Asserted before any supplies ramp down	Yes ¹	No
I/O Driving High	Ramp down after VPP in any order			Ramp down first	Tied to VPP	Yes	Yes
	Ramp down in any order before VPP			Ramp down last	Tied to VPP	No ²	No
	Ramp down in any order after DEVRST_N assertion				Asserted before any supplies ramp down	Yes	No

- (1) An external 1 K Ω pull-down resistor is recommended to mitigate the high glitch on critical I/Os, which must remain Low during power-down.
- (2) A low glitch is only observed for an I/O that is externally pulled-up to a power supply which remains powered as VPP ramps down. However, this is a violation of device recommended operating conditions since the PAD must not be high after the corresponding VDDIx ramps down.

5. If DEVRST_N is asserted, the user may see a low glitch on any output I/O that is driving high and also externally pulled-up via a resistor to VDDI. For example, with a 1K Ω pull-up resistor, a low glitch reaching a minimum voltage of 0.4V with a duration of 200 ns may occur prior to the output being tristated.

Note: DEVRST_N must not be pulled above the VPP voltage. To avoid the above it is highly recommended to follow power-up and power-down sequences described in [AN4972: Board Design and Layout Guidelines for RTG4 FPGA Application Note \(Earlier AC439\)](#).

3. Revision History [\(Ask a Question\)](#)

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the current publication.

Table 3-1. Revision History

Revision	Date	Description
C	07/2023	<ul style="list-style-type: none"> Added applicable part number prefixes of the device in Introduction. Updated Table 2-1 to ensure consistency with the power-up sequence guidelines in the latest version of AN4972 and clarify the motivations for the sequence using $VDDI_{Last Bank}$.
B	05/2023	Added a note about the requirement to power-up all I/O bank supplies to successfully complete the power-up to functional sequence, before powering down any unused I/O banks. This text was originally found in the AN4972: Board Design and Layout Guidelines for RTG4 FPGA Application Note (Earlier AC439) , and has now been relocated into this addendum. See 2.1. Power-Up .
A	04/2022	<ul style="list-style-type: none"> During DEVRST_N assertion, all RTG4 I/Os will be tristated. Outputs that are driven high by the FPGA fabric and externally pulled high on the board might experience a low glitch prior to entering the tristate condition. A board design with such an output scenario must be analyzed to understand the impact of interconnections to FPGA outputs that might glitch when DEVRST_N is asserted. For more information, see Step 5 in section 2.2. Considerations during DEVRST_N Assertion and Power-Down. Renamed <i>Power-Down</i> to section 2.2. Considerations during DEVRST_N Assertion and Power-Down. Converted to Microchip template.
2	02/2022	<ul style="list-style-type: none"> Added the Power-Up section. Added the Power Sequencing section.
1	07/2019	The first publication of this document.

Microchip FPGA Support

Microchip FPGA products group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, and worldwide sales offices. Customers are suggested to visit Microchip online resources prior to contacting support as it is very likely that their queries have been already answered.

Contact Technical Support Center through the website at www.microchip.com/support. Mention the FPGA Device Part number, select appropriate case category, and upload design files while creating a technical support case.

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

- From North America, call **800.262.1060**
- From the rest of the world, call **650.318.4460**
- Fax, from anywhere in the world, **650.318.8044**

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3,

Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet- Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, NVM Express, NVMe, Omniscient Code Generation, PICDEM, PICDEM.net, PICKit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, Symmcom, and Trusted Time are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2023, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-2868-2

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
<p>Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: www.microchip.com/support Web Address: www.microchip.com</p> <p>Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455</p> <p>Austin, TX Tel: 512-257-3370</p> <p>Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088</p> <p>Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075</p> <p>Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924</p> <p>Detroit Novi, MI Tel: 248-848-4000</p> <p>Houston, TX Tel: 281-894-5983</p> <p>Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380</p> <p>Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800</p> <p>Raleigh, NC Tel: 919-844-7510</p> <p>New York, NY Tel: 631-435-6000</p> <p>San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270</p> <p>Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078</p>	<p>Australia - Sydney Tel: 61-2-9868-6733</p> <p>China - Beijing Tel: 86-10-8569-7000</p> <p>China - Chengdu Tel: 86-28-8665-5511</p> <p>China - Chongqing Tel: 86-23-8980-9588</p> <p>China - Dongguan Tel: 86-769-8702-9880</p> <p>China - Guangzhou Tel: 86-20-8755-8029</p> <p>China - Hangzhou Tel: 86-571-8792-8115</p> <p>China - Hong Kong SAR Tel: 852-2943-5100</p> <p>China - Nanjing Tel: 86-25-8473-2460</p> <p>China - Qingdao Tel: 86-532-8502-7355</p> <p>China - Shanghai Tel: 86-21-3326-8000</p> <p>China - Shenyang Tel: 86-24-2334-2829</p> <p>China - Shenzhen Tel: 86-755-8864-2200</p> <p>China - Suzhou Tel: 86-186-6233-1526</p> <p>China - Wuhan Tel: 86-27-5980-5300</p> <p>China - Xian Tel: 86-29-8833-7252</p> <p>China - Xiamen Tel: 86-592-2388138</p> <p>China - Zhuhai Tel: 86-756-3210040</p>	<p>India - Bangalore Tel: 91-80-3090-4444</p> <p>India - New Delhi Tel: 91-11-4160-8631</p> <p>India - Pune Tel: 91-20-4121-0141</p> <p>Japan - Osaka Tel: 81-6-6152-7160</p> <p>Japan - Tokyo Tel: 81-3-6880-3770</p> <p>Korea - Daegu Tel: 82-53-744-4301</p> <p>Korea - Seoul Tel: 82-2-554-7200</p> <p>Malaysia - Kuala Lumpur Tel: 60-3-7651-7906</p> <p>Malaysia - Penang Tel: 60-4-227-8870</p> <p>Philippines - Manila Tel: 63-2-634-9065</p> <p>Singapore Tel: 65-6334-8870</p> <p>Taiwan - Hsin Chu Tel: 886-3-577-8366</p> <p>Taiwan - Kaohsiung Tel: 886-7-213-7830</p> <p>Taiwan - Taipei Tel: 886-2-2508-8600</p> <p>Thailand - Bangkok Tel: 66-2-694-1351</p> <p>Vietnam - Ho Chi Minh Tel: 84-28-5448-2100</p>	<p>Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393</p> <p>Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829</p> <p>Finland - Espoo Tel: 358-9-4520-820</p> <p>France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79</p> <p>Germany - Garching Tel: 49-8931-9700</p> <p>Germany - Haan Tel: 49-2129-3766400</p> <p>Germany - Heilbronn Tel: 49-7131-72400</p> <p>Germany - Karlsruhe Tel: 49-721-625370</p> <p>Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44</p> <p>Germany - Rosenheim Tel: 49-8031-354-560</p> <p>Israel - Ra'anana Tel: 972-9-744-7705</p> <p>Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781</p> <p>Italy - Padova Tel: 39-049-7625286</p> <p>Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340</p> <p>Norway - Trondheim Tel: 47-72884388</p> <p>Poland - Warsaw Tel: 48-22-3325737</p> <p>Romania - Bucharest Tel: 40-21-407-87-50</p> <p>Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91</p> <p>Sweden - Gothenberg Tel: 46-31-704-60-40</p> <p>Sweden - Stockholm Tel: 46-8-5090-4654</p> <p>UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820</p>