

Introduction [\(Ask a Question\)](#)

The RTG4™ devices have embedded high-speed SerDes blocks that can support data rates between 1 Gbps and 3.125 Gbps. The high-speed serial interface block supports several serial communication standards. The RTG4 SerDes block integrates several functional blocks to support multiple high-speed serial protocols within the FPGA.

The EPCS mode exposes the SerDes lanes directly to the fabric and configures the SerDes block in Physical Media Attachment (PMA) only mode. In the EPCS mode, the peripheral component interconnect express (PCIe®) and ten Gigabit Attachment Unit Interface (XAUI) PCS logic in the SerDes block is bypassed. However, the PCS logic can be implemented in the FPGA fabric, and the EPCS interface signals of the SerDes block can be connected to the user protocol. This allows any user-defined high-speed serial protocol to be implemented in the RTG4 device.

In conjunction with EPCS, the available CorePCS IP module supports programmable 8B10B encoding and decoding. 8B10B is commonly used in protocols that are not included in the SerDes block by the Microchip System-on-Chip (SoC) high-speed SerDes interface. Therefore, the CorePCS IP module can be used with these protocols. It can be configured as a transmitter only, receiver only, or both transmitter and receiver. Word alignment support is included in the receiver. It can also be configured to support 10-bit or 20-bit EPCS data. For more information about this, see the [CorePCS Handbook](#).

The SerDes blocks are completely configurable. Initial register settings of the SerDes blocks are required at run-time. This demonstration design initializes the SerDes configuration registers using the SerDes block that has a built-in initialization state machine. The state machine loads the SerDes block with the correct register settings on power-up or assertion of DEVRST.

This demo describes the following:

- EPCS interface of the RTG4 device with High-Speed Serial Interface (PCIe, EPCS, XAUI) with initialization.
- Using CorePCS IP modules for customized applications.

Table of Contents

| | |
|---|----|
| Introduction..... | 1 |
| 1. Design Requirements..... | 4 |
| 2. Prerequisites..... | 5 |
| 3. Demo Design..... | 6 |
| 3.1. Introduction..... | 6 |
| 4. Description..... | 9 |
| 4.1. PRBS7 Generator..... | 9 |
| 4.2. Count Generator..... | 9 |
| 4.3. PRBS7 Checker..... | 9 |
| 4.4. Count Checker..... | 9 |
| 4.5. RX and TX Interface..... | 9 |
| 4.6. CoreUART, FabUART, and Output Select Modules..... | 10 |
| 4.7. SerDes..... | 10 |
| 4.8. Clocking..... | 11 |
| 5. Setting Up the Demo Design..... | 12 |
| 5.1. Setting Up the Board..... | 12 |
| 5.2. Programming the Demo Design..... | 13 |
| 5.3. Installing the Demo GUI..... | 13 |
| 5.4. Running the Demo Design..... | 15 |
| 6. Conclusion..... | 16 |
| 7. Appendix 1: Programming the Device Using FlashPro Express..... | 17 |
| 8. Appendix 2: Running the TCL Script..... | 20 |
| 9. Appendix 3: Using RTG4 for Customer Design..... | 21 |
| 9.1. Transmitter Section..... | 21 |
| 9.2. Receiver Section..... | 21 |
| 10. Appendix 4: Simulating the Design..... | 22 |
| 11. Appendix 5: Verifying Timing using SmartTime..... | 24 |
| 12. Appendix 6: GUI Status Signal..... | 25 |
| 13. Revision History..... | 26 |
| Microchip FPGA Support..... | 27 |
| Microchip Information..... | 27 |
| The Microchip Website..... | 27 |
| Product Change Notification Service..... | 27 |
| Customer Support..... | 27 |
| Microchip Devices Code Protection Feature..... | 27 |
| Legal Notice..... | 28 |

Trademarks.....28
Quality Management System.....29
Worldwide Sales and Service..... 30

1. Design Requirements [\(Ask a Question\)](#)

The following table lists the design requirements to run the design.

Table 1-1. Design Requirements

| Requirement | Version |
|--|---|
| Hardware | |
| RTG4™ Development Kit: <ul style="list-style-type: none">• USB 2.0 cable• 12 V, 5A AC power adapter and cords | Rev B or later |
| SMA Male to SMA Male Loopback Cables | 2- SMA Male-to-SMA Male Precision Cables, such as Pasternack Industries part number PE39429-12 (or equivalent) |
| Host PC or Laptop | 64-bit Windows 7 and 10 |
| Software | |
| Libero® System-on-Chip (SoC) | Note: See the <code>readme.txt</code> file provided in the design files for the software versions used with this reference design. |
| FlashPro® Express | |
| GUI Software | — |
| Host PC Drivers for FlashPro5 | USB to UART drivers |
| Framework | Microsoft .NET Framework 4 client for launching demo GUI |



Important: Libero® SmartDesign and configuration screenshots shown in this guide are for illustration purpose only. Open the Libero design to see the latest updates.

2. Prerequisites [\(Ask a Question\)](#)

Before you start, perform the following steps:

1. Download and install Libero SoC (as indicated in the website for this design) on the host PC from the following location: [Libero SoC v12.0 and later](#).
2. For demo design files download link: www.microchip.com/en-us/application-notes/an4946.

3. Demo Design [\(Ask a Question\)](#)


3.1. Introduction [\(Ask a Question\)](#)

The demo design files are available for download from the following path in the Microchip website: www.microchip.com/en-us/application-notes/AN4946.

The demo design files include the following:


- GUI
- Programming_Job
- TCL_Scripts

Figure 3-1. Design Files Top-Level Structure



The following figure shows the top-level structure of the RTG4 design files.

Figure 3-2. RTG4 Demo Design Files Top-Level Structure




This example design demonstrates transmitting a pseudo-random binary sequence (PRBS) or counting pattern over the RTG4 high-speed SerDes interface. The SerDes block is configured for 2.5 Gbps operational speed. The PRBS pattern is sent over Lane 0, and a counting 8B10B encoded pattern is used with Lane 1 of the SerDes block.

- Demo 1: Lane 0 traffic is sent directly from the fabric based PRBS generator to the SerDes block and off-chip to test SMA connections. Input SMA connectors are routed to the SerDes receiver pins to bring the data back into the device to the fabric based pattern checker. External SMA cables complete the TX to RX loopback circuit.
- Demo 2: Lane 1 includes a pattern generator and checker that also utilizes the CorePCS IP module in the data path. The CorePCS IP module provides simple 8b/10b encoding and decoding functionality. The loopback is done on-chip.

Tip: Lane 2 and Lane 3 are not used.

Figure 3-3. Demo Design Block Diagram



4. Description [\(Ask a Question\)](#)

The hardware design for the implementation includes a PRBS and count pattern generator, PRBS sequence and count pattern checker, error counter, RX and TX fabric interface blocks, delay line, UART and output select control and high-speed serial interface block connected to the RTG4 SerDes block. Each of these blocks is explained in the following sections:

- [PRBS7 Generator](#)
- [Count Generator](#)
- [PRBS7 Checker](#)
- [Count Checker](#)
- [RX and TX Interface](#)

4.1. PRBS7 Generator [\(Ask a Question\)](#)

The generator implements the PRBS7 polynomial (x^7+x^6+1) and generates a continuous sequence of PRBS7 patterns of 10 bits each. Each 10-bit transmission from the generator occurs at a frequency of 39.3 MHz. The PRBS generator module runs at 125 MHz.

4.2. Count Generator [\(Ask a Question\)](#)

The count generator module implements a count pattern used to drive the CorePCS 8b10b encoder. Packets created in the count generator are separated by a K28.5 character. The payload of the packet is a simple counting pattern.

4.3. PRBS7 Checker [\(Ask a Question\)](#)

The PRBS7 checker checks for valid PRBS sequences. If the received sequence does not match with the one transmitted by the generator, the checker indicates an error. The checker also implements an error counter, which is incremented for each error in the received PRBS sequence.


4.4. Count Checker [\(Ask a Question\)](#)

The count checker module checks for a valid count pattern received from the CorePCS 8b10b decoder. The count checker checks each packet for the embedded count pattern used as the payload of the packet.

4.5. RX and TX Interface [\(Ask a Question\)](#)

RX and TX interface modules manage the timing relationships of the clock and data from the EPCS interface to the FPGA fabric when the global clocks are not used.

Figure 4-1. TX and RX Interface RTL Blocks



4.6. CoreUART, FabUART, and Output Select Modules [\(Ask a Question\)](#)

The COREUART module communicates with the UART interface on the RTG4 Development Kit. FabUART and Output select modules are glue logic modules to connect the PRBS generator and checker control and error reporting signals to the GUI that communicates to the device over UART. The Output Select block multiplexes status signals like Error, Error count, and Lock signals from Lane 0 and Lane 1. Depending on the Lane selection, it feeds the corresponding status signals onto the UART.

4.7. SerDes [\(Ask a Question\)](#)

The RTG4™ high-speed SerDes is a hard IP block on-chip that supports rates up to 3.125 Gbps. The SerDes block offers embedded protocol support for PCIe and XAUI. The SerDes block also supports the EPCS interface, which can be used for custom protocols. This Demo uses the SerDes block in the EPCS protocol. For more information about the SerDes block, see the [UG0567 RTG4 FPGA High-Speed Serial Interfaces User Guide](#). In this design, the SERDESIF block is configured to be 20-bit wide, 125 MHz REFCLK, and 2.5 Gbps.

4.8. Clocking [\(Ask a Question\)](#)

The two different types of clock domains in the EPCS demo design are:

- **Control Plane Clock:** Used for initialization of the SerDes block, UART, and Output Select. The control plane clock is sourced by the Fabric PLL and is passed to the control blocks at a 50 MHz rate.
- **EPCS interface output Clock:** Each SerDes lane provides an output clock for the transmitter and the receiver. The transmit clock is used to clock `epcs_tx_intf` and remainder of the transmit data path. The receive clock is used to clock `epcs_rx_intf` and the remainder of the receive path.

5. Setting Up the Demo Design [\(Ask a Question\)](#)

5.1. Setting Up the Board [\(Ask a Question\)](#)

The following steps describe how to setup the hardware demo for the RTG4 Development Kit:

1. Connect the jumpers on the board, as shown in the following table. The following table lists the jumper settings.

Table 5-1. Jumper Settings


| Jumper | Pin (From) | Pin (To) | Comments |
|---|------------|----------|----------|
| J11, J17, J19, J23, J26, J21, J32, J27, and J28 | 1 | 2 | Default |
| J16 | 2 | 3 | Default |
| J33 | 1 | 2 | Default |
| | 3 | 4 | |



Tip: Ensure that the power supply switch, SW6 is switched **OFF** while connecting the jumpers on the RTG4 Development Kit.

2. Connect the host PC or Laptop to the J47 connector using the USB min-B cable. This serves as both the FlashPro5 programmer interface and the UART control interface for the demo GUI.
3. Connect 12V 6A-power jack to the J9 power connector.
4. Ensure that the USB to UART bridge drivers are automatically detected. If USB to UART bridge drivers are not installed, download and install the drivers from: [USB to UART drivers](#).
5. Install the SMA Male to SMA Male connectors (J49 to J50 and J58 to J59).
6. The following figure shows the RTG4 Development Kit board.

Figure 5-1. RTG4 Development Kit Board



5.2. Programming the Demo Design [\(Ask a Question\)](#)


To program the RTG4 Development Kit with the job file provided as part of the design files using FlashPro Express software, see the [Appendix 1: Programming the Device Using FlashPro Express](#).

5.3. Installing the Demo GUI [\(Ask a Question\)](#)

The following steps describe how to run the installer if the GUI is used for the first time:

1. Download the design files from:
www.microchip.com/en-us/application-notes/AN4946
2. Open **GUI_Installer > Volume > setup.exe**.
3. Click **Yes** for any message from **User Account Control**. The **Destination Directory** window is displayed with the default locations, as shown in the following figure.
4. Click **Next**.

Figure 5-2. GUI Set Up Window




5. Follow the instructions in the GUI to start the installation the installation.



Tip: Accept the license agreement and click Next in the Summary dialog box.

A progress bar shows the progress of installation, as shown in the following figure.

Figure 5-3. GUI Setup Progress Bar




6. Wait for the installation to complete. After successful installation, **Installation Complete** message is displayed.
7. Click **Finish**.
8. Restart the computer before using the installed GUI.

5.4. Running the Demo Design [\(Ask a Question\)](#)

The following steps describe how to run the demo design:

1. Open **Programs > EPCS_RTG4**. The following figure shows the GUI window.

Figure 5-4. EPCS Demo GUI Window




The drop-down list for ports has the list of serial ports available on the Host PC. The working ports are enabled and the unavailable ports are grayed out.

2. Click **Connect** to connect the Host PC to the hardware through the selected port. The status signals indicate the status of the complete system operation.
3. Select the desired lane. Either Lane 0 or Lane 1 can be individually tested.
4. Click **Start** to start the EPCS Demo. The PRBS7 data (or Count data) is sent over the serial transmit link. It is then received by the receiver and checked for any errors. The status can be monitored using the status signals in the GUI at any time. For more information about the status signals, see the [Appendix 6: GUI Status Signal](#).
5. Click **Stop** to stop the EPCS demo.
6. Click **Exit** to exit the GUI.

The following figure shows a sample GUI window during an error free operation of the SerDes EPCS demo.

Figure 5-5. Sample GUI Window



6. Conclusion [\(Ask a Question\)](#)

This demo describes the EPCS interface of the RTG4 device, the use of the self-initializing SerDes block and CorePCS IP modules, and how to use them for customized applications. This demonstration design allows users to see an actual implementation of the RTG4 SerDes block on the development kit. The design shows data traffic into and out of the block. It can be used for signal quality analysis of the SerDes transmitters as well as demonstrate error free data looped between the RTG4 transmitter and receiver of the SerDes block.

7. Appendix 1: Programming the Device Using FlashPro Express [\(Ask a Question\)](#)

This section describes how to program the RTG4 device with the programming job file using FlashPro Express. To program the device, perform the following steps:


1. Ensure that the jumper settings on the board are the same as those listed in table 3 of [UG0617: RTG4 FPGA Development Kit User Guide](#).
2. Optionally, jumper **J32** can be set to connect pins 2-3 when using an external FlashPro4, FlashPro5, or FlashPro6 programmer instead of the default jumper setting to use the embedded FlashPro5.



Tip: The power supply switch, **SW6** must be switched **OFF** while making the jumper connections.


3. Connect the power supply cable to the **J9** connector on the board.
4. Power **ON** the power supply switch **SW6**.
5. If using the embedded FlashPro5, connect the USB cable to connector **J47** and the host PC. Alternatively, if using an external programmer, connect the ribbon cable to the JTAG header **J22** and connect the programmer to the host PC.
6. On the host PC, launch the FlashPro Express software.
7. Click New or select New Job Project from FlashPro Express Job from Project menu to create a new job project, as shown in the following figure.

Figure 7-1. FlashPro Express Job Project




8. Enter the following in the New Job Project from FlashPro Express Job dialog box:
 - **Programming job file:** Click **Browse**, and navigate to the location where the .job file is located and select the file. The default location is: <download_folder>\rtg4_an4946_df\Programming_Job.
 - **FlashPro Express job project location:** Click **Browse**, and navigate to the desired FlashPro Express project location.

Figure 7-2. New Job Project from FlashPro Express Job




9. Click **OK**. The required programming file is selected and ready to be programmed in the device.
10. The FlashPro Express window appears as shown in the following figure. Confirm that a programmer number appears in the Programmer field. If it does not, confirm the board connections and click **Refresh/Rescan** Programmers.

Figure 7-3. Programming the Device



11. Click **RUN**. When the device is programmed successfully, a **RUN PASSED** status is displayed as shown in the following figure.

Figure 7-4. FlashPro Express—RUN PASSED



12. Close **FlashPro Express** or click **Exit** in the **Project** tab.

8. Appendix 2: Running the TCL Script [\(Ask a Question\)](#)

TCL scripts are provided in the design files folder under directory `TCL_Scripts`. If required, the design flow can be reproduced from **Design Implementation** till generation of job file. Following are the steps to run the TCL:

1. Launch the Libero software
2. Select **Project > Execute Script**
3. Click **Browse** and select `script.tcl` from the downloaded `TCL_Scripts` directory.
4. Click **Run**.

After successful execution of TCL script, Libero project is created within `TCL_Scripts` directory. For more information about TCL scripts, see the `rtg4_an4946_v2022p3_df/TCL_Scripts/TCL_Script_readme.txt`.

See [Tcl Commands Reference Guide](#) for more details on TCL commands. Contact Technical Support for any queries encountered when running the TCL script.

9. Appendix 3: Using RTG4 for Customer Design [\(Ask a Question\)](#)


9.1. Transmitter Section [\(Ask a Question\)](#)

The PRBS7 generator in the transmitter section can be replaced with the customer data generator. The data generator is interfaced with the TX Interface block as shown in [Figure 9-1](#).

9.2. Receiver Section [\(Ask a Question\)](#)

The PRBS7 checker in the receiver section can be replaced with the data receiver in the customer design. The data receiver takes input from the RX Interface, as shown in the following figure.

Figure 9-1. Replacing Demo Design with Customer Design




This demo is targeted for RTG4150. It is recommended to use a clock resource to reduce the clock injection time into the fabric. This is done by instantiating an RCLKINT library element on the clock outputs of SERDESIF EPCS TX_CLK and RX_CLK.

The interface blocks for the transmitter and receiver are also recommended to achieve timing closure. These blocks employ a scheme specifically designed for the RTG4 family and optimize the interface for both setups and hold when not using the global clocks. These blocks must be used exactly from this demo design in all EPCS designs. Verilog HDL is used in this tutorial. VHDL modules are available in the SOURCE Directory.

10. Appendix 4: Simulating the Design [\(Ask a Question\)](#)

Figure 10-1. Organizing Simulation Testbench in Project



The following steps describe how to simulate the design:


1. Import the `EPCS_TOP_TB.v` file to the Libero project.
2. Right-click **Simulate** and select **Organize Input files > Organize Stimulus Files** to setup the `EPCS_TOP_TB.v` file for simulation, as shown in the following figure.
3. Import the `wave.do` file to the Simulation folder of the Libero project.

→ Important: `wave.do` and `EPCS_TOP_TB.v` files are available in the `Source_files` folder of `rtg4_an4946_df`.

4. Go to **Project > Project Settings > waveforms** and select Include DO file check box.
5. Change the **Simulation runtime** to 2 μ s using the **Do File** option under **Project Settings**. In the **Simulation options > DO file** window, ensure the Testbench module name and Top level instance name are proper, according to the testbench file.
6. Select `vsim` command under **Project Settings** and change the resolution to 1 ps.
7. Click **Save** to save the settings.
8. Right-click **Simulate** in the **Libero Design Flow** and select **Open Interactively**.

The design is simulated through a test bench. The testbench simulates the high-speed serial interface block in the EPCS mode. To run the simulation, double click **Simulate** under **Verify Pre-Synthesized Design** in the **Design Flow** tab of the **Libero** project, as shown in the following figure.


Figure 10-2. Simulating the Design



Observe the simulation results for Lane0 and Lane1. The simulation automatically runs from the testbench and shows data on the lanes, generates and checks the results. The simulation posts messages to the log indicating the various steps of the SerDes initialization and operation. Once the simulation moves to the operational phase, use **Run -all** to continue with the testbench.

After the simulation, the **Simulation Waveform** window is displayed, as shown in the following figure.

Figure 10-3. Simulation Waveform Window




11. Appendix 5: Verifying Timing using SmartTime (Ask a Question)

SmartTime is a gate-level static timing analysis tool. Using SmartTime, user can perform the following steps to complete a timing analysis of the design and ensure that all timing constraints are met. The design operates at the desired speed with the right amount of margin across all operating conditions. For more information, see the [SmartTime Static Timing Analyzer User Guide](#).

1. Double-click **Verify Timing**. The Libero software will perform a timing check and report any timing violations.


Figure 11-1. Verify Timing



SmartTime is an interactive tool that can be invoked from the Design Flow pane.


2. Double-click **Open SmartTime**.

Figure 11-2. SmartTime



SmartTime window is displayed in Max Delay Analysis View, as shown in the following figure. It shows the setup or hold time violations that cause design issues in the hardware.

Figure 11-3. SmartTime Session



12. Appendix 6: GUI Status Signal [\(Ask a Question\)](#)

The following table lists the various status signals.

Table 12-1. GUI Status Signals

| Status Signal | Description |
|-----------------|--|
| Host Connection | Indicator of COM port connection on the host PC. GREEN: COM port is connected. RED: COM port is disconnected. |
| Serial Link | Indicator of transmission link for serial data. GREEN: Link is up and running. RED: Link is down. |
| Rx Lock | Receiver lock. GREEN: The receiver receives a valid and error-free data. The receiver is locked to the PRBS7 or count sequences and the subsequently transmitted sequences can be successfully received. RED: The receiver receives an invalid data. |
| Rx Error | Indicates the status of the packets received. GREEN: Received packets are error-free. RED: A corrupted packet or any error is detected in the received PRBS7 or count sequences. |
| Error Count | Gives the count of errors detected in the received PRBS sequences. |
| Generate Error | Introduces errors in the transmission for debug purposes. Introduces error in the transmitted PRBS sequence, which increments the Error Count display. |
| Clear Error | Sets error count to zero. |

13. Revision History (Ask a Question)

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

Table 13-1. Revision History

| Revision | Date | Description |
|----------|---------|---|
| A | 04/2023 | The following is the list of changes in revision A of the document: <ul style="list-style-type: none"> • The document was migrated to the Microchip template. • The document number was updated to DS00004946 from 50200624. • The document ID was updated to AN4946 from DG0624. • Updated the document for Libero v2022.3 • Updated the design filepath and .job filepath, and TCL script filepath throughout the document • Updated Introduction in Demo Design. • Updated Figure 3-1 . • Updated Figure 3-2. • Updated Appendix 2: Running the TCL Script section. |
| 8 | — | The following is a summary of the changes made in this revision. Updated: <ul style="list-style-type: none"> • Introduction • Appendix 4: Simulating the Design. |
| 7 | — | The following is a summary of the changes made in this revision. <ul style="list-style-type: none"> • Figure 3-2 in Introduction. • Added a note in Appendix 4: Simulating the Design. |
| 6 | — | Updated Setting Up the Board section. |
| 5 | — | The following is a summary of the changes made in this revision. <ul style="list-style-type: none"> • Added: <ul style="list-style-type: none"> – Appendix 1: Programming the Device Using FlashPro Express – Appendix 2: Running the TCL Script • Removed the references to Libero version numbers. |
| 4 | — | Updated the document for Libero v11.8 SP1 software release. |
| 3 | — | Updated the document for Libero v11.8 SP2 software release. |
| 2 | — | Updated the document for Libero v11.7 software release. |
| 1 | — | Initial Revision. |

Microchip FPGA Support

Microchip FPGA products group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, and worldwide sales offices. Customers are suggested to visit Microchip online resources prior to contacting support as it is very likely that their queries have been already answered.

Contact Technical Support Center through the website at www.microchip.com/support. Mention the FPGA Device Part number, select appropriate case category, and upload design files while creating a technical support case.

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

- From North America, call **800.262.1060**
- From the rest of the world, call **650.318.4460**
- Fax, from anywhere in the world, **650.318.8044**

Microchip Information

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic

Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2025, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-2379-3

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

| AMERICAS | ASIA/PACIFIC | ASIA/PACIFIC | EUROPE |
|---|---|--|---|
| <p>Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: www.microchip.com/support Web Address: www.microchip.com</p> <p>Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455</p> <p>Austin, TX Tel: 512-257-3370</p> <p>Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088</p> <p>Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075</p> <p>Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924</p> <p>Detroit Novi, MI Tel: 248-848-4000</p> <p>Houston, TX Tel: 281-894-5983</p> <p>Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380</p> <p>Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800</p> <p>Raleigh, NC Tel: 919-844-7510</p> <p>New York, NY Tel: 631-435-6000</p> <p>San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270</p> <p>Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078</p> | <p>Australia - Sydney Tel: 61-2-9868-6733</p> <p>China - Beijing Tel: 86-10-8569-7000</p> <p>China - Chengdu Tel: 86-28-8665-5511</p> <p>China - Chongqing Tel: 86-23-8980-9588</p> <p>China - Dongguan Tel: 86-769-8702-9880</p> <p>China - Guangzhou Tel: 86-20-8755-8029</p> <p>China - Hangzhou Tel: 86-571-8792-8115</p> <p>China - Hong Kong SAR Tel: 852-2943-5100</p> <p>China - Nanjing Tel: 86-25-8473-2460</p> <p>China - Qingdao Tel: 86-532-8502-7355</p> <p>China - Shanghai Tel: 86-21-3326-8000</p> <p>China - Shenyang Tel: 86-24-2334-2829</p> <p>China - Shenzhen Tel: 86-755-8864-2200</p> <p>China - Suzhou Tel: 86-186-6233-1526</p> <p>China - Wuhan Tel: 86-27-5980-5300</p> <p>China - Xian Tel: 86-29-8833-7252</p> <p>China - Xiamen Tel: 86-592-2388138</p> <p>China - Zhuhai Tel: 86-756-3210040</p> | <p>India - Bangalore Tel: 91-80-3090-4444</p> <p>India - New Delhi Tel: 91-11-4160-8631</p> <p>India - Pune Tel: 91-20-4121-0141</p> <p>Japan - Osaka Tel: 81-6-6152-7160</p> <p>Japan - Tokyo Tel: 81-3-6880-3770</p> <p>Korea - Daegu Tel: 82-53-744-4301</p> <p>Korea - Seoul Tel: 82-2-554-7200</p> <p>Malaysia - Kuala Lumpur Tel: 60-3-7651-7906</p> <p>Malaysia - Penang Tel: 60-4-227-8870</p> <p>Philippines - Manila Tel: 63-2-634-9065</p> <p>Singapore Tel: 65-6334-8870</p> <p>Taiwan - Hsin Chu Tel: 886-3-577-8366</p> <p>Taiwan - Kaohsiung Tel: 886-7-213-7830</p> <p>Taiwan - Taipei Tel: 886-2-2508-8600</p> <p>Thailand - Bangkok Tel: 66-2-694-1351</p> <p>Vietnam - Ho Chi Minh Tel: 84-28-5448-2100</p> | <p>Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393</p> <p>Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829</p> <p>Finland - Espoo Tel: 358-9-4520-820</p> <p>France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79</p> <p>Germany - Garching Tel: 49-8931-9700</p> <p>Germany - Haan Tel: 49-2129-3766400</p> <p>Germany - Heilbronn Tel: 49-7131-72400</p> <p>Germany - Karlsruhe Tel: 49-721-625370</p> <p>Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44</p> <p>Germany - Rosenheim Tel: 49-8031-354-560</p> <p>Israel - Ra'anana Tel: 972-9-744-7705</p> <p>Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781</p> <p>Italy - Padova Tel: 39-049-7625286</p> <p>Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340</p> <p>Norway - Trondheim Tel: 47-72884388</p> <p>Poland - Warsaw Tel: 48-22-3325737</p> <p>Romania - Bucharest Tel: 40-21-407-87-50</p> <p>Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91</p> <p>Sweden - Gothenberg Tel: 46-31-704-60-40</p> <p>Sweden - Stockholm Tel: 46-8-5090-4654</p> <p>UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820</p> |