dspic33FJ256MC710 SPI max clock rate
In the 70206A.pdf, section 18.4, I can see that the prescaler 1:1 and 2:1 are invalid for a Fcy = 40Mhz.
There is also a note that indicates that not all clock rates are supported and the we have to refer to the specific device datasheet for further information.
Has anyone ever found the SPI maximum clock frequency that is supported for the dspic33FJ256MC710.
I know that the 1:1 prescaler is invalid when sampling at the middle of output time (see device's errata), but I can't find why the 2:1 prescaler is invalid (but it looks like it's valid for a Fcy = 5MHz).